Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "amd/cores/appaloosa"
(Created page with "{{amd title|Appaloosa|core}} {{core | name = Appaloosa | developer = AMD | manufacturer = AMD | first announced = 2002 | first launched = 2002 |...") |
|||
| Line 4: | Line 4: | ||
| developer = AMD | | developer = AMD | ||
| manufacturer = AMD | | manufacturer = AMD | ||
| − | | first announced = 2002 | + | | first announced = April, 2002 |
| − | | first launched = | + | | first launched = |
| isa = IA-32 | | isa = IA-32 | ||
| microarch = K7 | | microarch = K7 | ||
| Line 23: | Line 23: | ||
}} | }} | ||
'''Appaloosa''' was [[AMD]]'s core name for a planned third generation {{amd|Duron}} microprocessors, a successor to {{amd|Morgan|l=core}}. Appaloosa was announced in 2002 but never officially released although some chips appear to have entered the market. AMD eventually released a different set of chips based on {{amd|Applebred|l=core}} instead. Appaloosa was set to be based on the {{amd|K7|l1=arch}} microarchitecture and was intended to be manufactured on AMD's newer [[130 nm process]] | '''Appaloosa''' was [[AMD]]'s core name for a planned third generation {{amd|Duron}} microprocessors, a successor to {{amd|Morgan|l=core}}. Appaloosa was announced in 2002 but never officially released although some chips appear to have entered the market. AMD eventually released a different set of chips based on {{amd|Applebred|l=core}} instead. Appaloosa was set to be based on the {{amd|K7|l1=arch}} microarchitecture and was intended to be manufactured on AMD's newer [[130 nm process]] | ||
| + | |||
| + | == Features == | ||
| + | * {{amd|K7|l1=arch}}-based. | ||
| + | * [[Die shrink]] from [[180 nm]] to a [[130 nm process]] | ||
| + | * Higher base frequency than Morgan | ||
| + | * 133.33 MHz FSB (up from 100) DDR (266.66 MT/s effective throughput) | ||
| + | * {{x86|MMX}}, {{x86|Extended MMX}}, {{x86|3DNow!}}, {{x86|Extended 3DNow!}}, and {{x86|SSE}} | ||
== See also == | == See also == | ||
Latest revision as of 16:31, 7 November 2016
| Edit Values | |
| Appaloosa | |
 | |
| General Info | |
| Designer | AMD |
| Manufacturer | AMD |
| Introduction | April, 2002 (announced) |
| Microarchitecture | |
| ISA | IA-32 |
| Microarchitecture | K7 |
| Word Size | 4 octets 32 bit8 nibbles |
| Process | 130 nm 0.13 μm 1.3e-4 mm |
| Technology | CMOS |
| Succession | |
Appaloosa was AMD's core name for a planned third generation Duron microprocessors, a successor to Morgan. Appaloosa was announced in 2002 but never officially released although some chips appear to have entered the market. AMD eventually released a different set of chips based on Applebred instead. Appaloosa was set to be based on the K7 microarchitecture and was intended to be manufactured on AMD's newer 130 nm process
Features[edit]
- K7-based.
- Die shrink from 180 nm to a 130 nm process
- Higher base frequency than Morgan
- 133.33 MHz FSB (up from 100) DDR (266.66 MT/s effective throughput)
- MMX, Extended MMX, 3DNow!, Extended 3DNow!, and SSE
See also[edit]
Facts about "Appaloosa - Cores - AMD"
| designer | AMD + |
| first announced | April 2002 + |
| instance of | core + |
| isa | IA-32 + |
| manufacturer | AMD + |
| microarchitecture | K7 + |
| name | Appaloosa + |
| process | 130 nm (0.13 μm, 1.3e-4 mm) + |
| technology | CMOS + |
| word size | 32 bit (4 octets, 8 nibbles) + |
