Edit Values
K10 µarch
General Info
Arch Type	CPU
Designer	AMD
Manufacturer	AMD
Introduction	November 11, 2007
Phase-out	2012
Process	65 nm, 45 nm
Core Configs	1, 2, 3, 4, 6
Pipeline
Type	Superscalar
OoOE	Yes
Reg Renaming	Yes
Decode	3
Instructions
ISA	x86-64
Extensions	MMX, SSE, SSE2, SSE3, SSE4A, 3DNow!
Cache
L1I Cache	64 KiB/core
L1D Cache	64 KiB/core
Succession
K8 Bulldozer

K10 (sometimes 10h) was the microarchitecture developed by AMD as a successor to K8. K10 was superseded by Bulldozer in 2011.

Architecture

This section is empty; you can help add the missing info by editing this page.

Die Shot

This section is empty; you can help add the missing info by editing this page.

All K10 Chips

K10 Chips
Model	Family	Core	Launched	Power Dissipation	Freq	Max Mem
Count: 0

See also

• Nehalem