From WikiChip
EPYC 7302P - AMD
< amd‎ | epyc
Revision as of 15:35, 6 August 2019 by David (talk | contribs)

Edit Values
EPYC 7302P
General Info
DesignerAMD
ManufacturerTSMC, GlobalFoundries
Model Number7302P
Part Number100-000000049
MarketServer
IntroductionAugust 7, 2019 (announced)
August 7, 2019 (launched)
ShopAmazon
General Specs
FamilyEPYC
Series7002
LockedYes
Frequency2,800 MHz
Turbo Frequency3,300 MHz
Clock multiplier28
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureZen 2
Core NameRome
Core Family23
Process7 nm, 14 nm
TechnologyCMOS
MCPYes (5 dies)
Word Size64 bit
Cores16
Threads32
Max Memory4 TiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
TDP155 W
Packaging
PackageSP3, FCLGA-4094 (FC-OLGA)
Dimension75.4 mm × 58.5 mm × 6.26 mm
Pitch0.87 mm × 1 mm
Contacts4094
SocketSP3, LGA-4094

EPYC 7302P is a 64-bit hexadeca-core x86 server microprocessor designed and introduced by AMD in mid-2019. This multi-chip processor, which is based on the Zen 2 microarchitecture, incorporates logic fabricated TSMC 7 nm process and I/O fabricated on GlobalFoundries 14 nm process. The 7302P has a TDP of 155 W with a base frequency of 2.8 GHz and a boost frequency of up to 3.3 GHz. This processor supports single-socket configurations only and up to 4 TiB of eight channels DDR4-3200 memory per socket.

Cache

Main article: Zen 2 § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$1 MiB
1,024 KiB
1,048,576 B
L1I$512 KiB
524,288 B
0.5 MiB
16x32 KiB8-way set associative 
L1D$512 KiB
524,288 B
0.5 MiB
16x32 KiB8-way set associative 
L2$8 MiB
8,192 KiB
8,388,608 B
0.00781 GiB
  16x512 KiB8-way set associativewrite-back
L3$128 MiB
131,072 KiB
134,217,728 B
0.125 GiB
  8x16 MiB  
Retrieved from "https://en.wikichip.org/w/index.php?title=amd/epyc/7302p&oldid=93042"
Facts about "EPYC 7302P - AMD"
RDF feed
base frequency2,800 MHz (2.8 GHz, 2,800,000 kHz) +
clock multiplier28 +
core count16 +
core family23 +
core nameRome +
designerAMD +
die count5 +
familyEPYC +
first announcedAugust 7, 2019 +
first launchedAugust 7, 2019 +
full page nameamd/epyc/7302p +
has locked clock multipliertrue +
instance ofmicroprocessor +
is multi-chip packagetrue +
isax86-64 +
isa familyx86 +
l1$ size1,024 KiB (1,048,576 B, 1 MiB) +
l1d$ description8-way set associative +
l1d$ size512 KiB (524,288 B, 0.5 MiB) +
l1i$ description8-way set associative +
l1i$ size512 KiB (524,288 B, 0.5 MiB) +
l2$ description8-way set associative +
l2$ size8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) +
l3$ size128 MiB (131,072 KiB, 134,217,728 B, 0.125 GiB) +
ldateAugust 7, 2019 +
manufacturerTSMC + and GlobalFoundries +
market segmentServer +
max cpu count1 +
max memory4,194,304 MiB (4,294,967,296 KiB, 4,398,046,511,104 B, 4,096 GiB, 4 TiB) +
microarchitectureZen 2 +
model number7302P +
nameEPYC 7302P +
packageSP3 + and FCLGA-4094 +
part number100-000000049 +
process7 nm (0.007 μm, 7.0e-6 mm) + and 14 nm (0.014 μm, 1.4e-5 mm) +
series7002 +
smp max ways1 +
socketSP3 + and LGA-4094 +
tdp155 W (155,000 mW, 0.208 hp, 0.155 kW) +
technologyCMOS +
thread count32 +
turbo frequency3,300 MHz (3.3 GHz, 3,300,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +