From WikiChip
Ice Lake - Microarchitectures - Intel
< intel‎ | microarchitectures
Revision as of 18:39, 30 November 2017 by Mys 721tx (talk | contribs)

Edit Values
Ice Lake µarch
General Info
Arch TypeCPU
DesignerIntel
ManufacturerIntel
Introduction2018
Process10 nm
Instructions
ISAx86-64
Cores
Core NamesIce Lake S
Succession

Ice Lake (ICL) is a microarchitecture designed by Intel as a successor to Coffee Lake. Ice Lake is the "Architecture" microarchitecture as part of Intel's PAO model and is manufactured on Intel's 2nd generation 10 nm process.

Codenames

Core Abbrev Description Graphics Target
Ice Lake Y ICL-Y Extremely low power 2-in-1s detachable, tablets, and computer sticks
Ice Lake U ICL-U Ultra-low Power Light notebooks, portable All-in-Ones (AiOs), Minis, and conference room
Ice Lake H ICL-H High-performance Graphics Ultimate mobile performance, mobile workstations
Ice Lake S ICL-S Performance-optimized lifestyle Desktop performance to value, AiOs, and minis
Ice Lake X ICL-X Extreme Performance High-end desktops & enthusiasts market
Ice Lake DT ICL-DT Workstation Workstations & entry-level servers

Process Technology

See also: Cannonlake § Process Technology

Ice Lake will use a second-generation enhanced 10 nm process called "10 nm+". Versus the first generation 10nm which was used for Cannonlake, 10nm+ will feature higher performance through higher drive current for the same power envelope.

intels 10+ and 10++.png

Architecture

Not much is known about Ice Lake's architecture.

Key changes from Cannonlake

Symbol version future.svg Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release.
  • Enhanced "10nm+" (from "10nm", 2nd gen)
  • Gen10Gen11 graphics

All Ice Lake Chips

 List of Ice Lake-based Processors
 Main processorTurbo BoostMemoryGPUFeatures
ModelLaunchedPriceFamilyPlatformCoreCoresThreadsL3$TDPBase1 Core2 Cores4 Cores6 CoresMax MemoryNameBaseBurstTBTHT
Count: 0
codenameIce Lake +
designerIntel +
first launched2018 +
full page nameintel/microarchitectures/ice lake (client) +
instance ofmicroarchitecture +
instruction set architecturex86-64 +
manufacturerIntel +
microarchitecture typeCPU +
nameIce Lake +
process10 nm (0.01 μm, 1.0e-5 mm) +