Semiconductor & Computer Engineering
-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Icelake - Microarchitectures - Intel
< intel | microarchitectures
| Edit Values | |
| Icelake µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | Intel |
| Manufacturer | Intel |
| Introduction | 2018 |
| Process | 10 nm |
| Succession | |
Icelake is a planned microarchitecture by Intel as a successor to Cannonlake. Icelake is expected to be fabricated using a 10 nm process. Icelake is the "Architecture" microarchitecture as part of Intel's PAO model.
Process Technology
- Main article: Cannonlake § Process Technology
Tigerlake is set to use the same 10 nm process that was designed for Cannonlake.
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/microarchitectures/ice_lake_(client)&oldid=38241"
Facts about "Ice Lake (client) - Microarchitectures - Intel"
| codename | Icelake + |
| designer | Intel + |
| first launched | 2018 + |
| full page name | intel/microarchitectures/ice lake (client) + |
| instance of | microarchitecture + |
| manufacturer | Intel + |
| microarchitecture type | CPU + |
| name | Icelake + |
| process | 10 nm (0.01 μm, 1.0e-5 mm) + |