From WikiChip
EPYC 7352 - AMD
Edit Values | |
EPYC 7352 | |
General Info | |
Designer | AMD |
Manufacturer | TSMC, GlobalFoundries |
Model Number | 7352 |
Part Number | 100-000000077 |
Market | Server |
Introduction | August 7, 2019 (announced) August 7, 2019 (launched) |
Shop | Amazon |
General Specs | |
Family | EPYC |
Series | 7002 |
Locked | Yes |
Frequency | 2,400 MHz |
Turbo Frequency | 3,300 MHz |
Clock multiplier | 24 |
Microarchitecture | |
ISA | x86-64 (x86) |
Microarchitecture | Zen 2 |
Core Name | Rome |
Core Family | 23 |
Process | 7 nm, 14 nm |
Technology | CMOS |
MCP | Yes (5 dies) |
Word Size | 64 bit |
Cores | 24 |
Threads | 48 |
Max Memory | 4 TiB |
Multiprocessing | |
Max SMP | 2-Way (Multiprocessor) |
Electrical | |
TDP | 155 W |
Packaging | |
Package | SP3, FCLGA-4094 (FC-OLGA) |
Dimension | 75.4 mm × 58.5 mm × 6.26 mm |
Pitch | 0.87 mm × 1 mm |
Contacts | 4094 |
Socket | SP3, LGA-4094 |
Succession | |
EPYC 7352 is a 64-bit tetracosa-core x86 server microprocessor designed and introduced by AMD in mid-2019. This multi-chip processor, which is based on the Zen 2 microarchitecture, incorporates logic fabricated TSMC 7 nm process and I/O fabricated on GlobalFoundries 14 nm process. The 7352 has a TDP of 155 W with a base frequency of 2.4 GHz and a boost frequency of up to 3.3 GHz. This processor supports up to two-way SMP and up to 4 TiB of eight channels DDR4-3200 memory per socket.
Cache
- Main article: Zen 2 § Cache
![]() |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||||||||||||||
|
Memory controller
![]() |
Integrated Memory Controller
|
|||||||||||||
|
Facts about "EPYC 7352 - AMD"
base frequency | 2,400 MHz (2.4 GHz, 2,400,000 kHz) + |
clock multiplier | 24 + |
core count | 24 + |
core family | 23 + |
core name | Rome + |
designer | AMD + |
die count | 5 + |
family | EPYC + |
first announced | August 7, 2019 + |
first launched | August 7, 2019 + |
full page name | amd/epyc/7352 + |
has locked clock multiplier | true + |
instance of | microprocessor + |
is multi-chip package | true + |
isa | x86-64 + |
isa family | x86 + |
ldate | August 7, 2019 + |
manufacturer | TSMC + and GlobalFoundries + |
market segment | Server + |
max cpu count | 2 + |
max memory | 4,194,304 MiB (4,294,967,296 KiB, 4,398,046,511,104 B, 4,096 GiB, 4 TiB) + |
microarchitecture | Zen 2 + |
model number | 7352 + |
name | EPYC 7352 + |
package | SP3 + and FCLGA-4094 + |
part number | 100-000000077 + |
process | 7 nm (0.007 μm, 7.0e-6 mm) + and 14 nm (0.014 μm, 1.4e-5 mm) + |
series | 7002 + |
smp max ways | 2 + |
socket | SP3 + and LGA-4094 + |
tdp | 155 W (155,000 mW, 0.208 hp, 0.155 kW) + |
technology | CMOS + |
thread count | 48 + |
turbo frequency | 3,300 MHz (3.3 GHz, 3,300,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |