Edit Values
TaiShan µarch
General Info
Arch Type	CPU
Designer	HiSilicon
Manufacturer	TSMC
Introduction	2019
Process	7 nm
Core Configs	32, 48, 64
Pipeline
Type	Superscalar, Superpipeline
OoOE	Yes
Speculative	Yes
Reg Renaming	Yes
Decode	4-way
Instructions
ISA	ARMv8.2-A
Extensions	NEON
Cache
L1I Cache	64 KiB/core
L1D Cache	64 KiB/core
L2 Cache	512 KiB/core
L3 Cache	1 MiB/core
Cores
Core Names	TaiShan

TaiShan is a high-performance ARM server microarchitecture designed by HiSilicon for Huawei's own TaiShan servers.

Brands

TaiShan-based CPUs are branded as the Kunpeng 920 series.

Release Dates

Kunpeng 920 CPUs were officially launched in early 2019.

Architecture

• TSMC 7 nm HPC process

This list is incomplete; you can help by expanding it.

Block Diagram

Entire Chip

This section is empty; you can help add the missing info by editing this page.

Memory Hierarchy

This section is empty; you can help add the missing info by editing this page.

Overview

This section is empty; you can help add the missing info by editing this page.

Core

This section is empty; you can help add the missing info by editing this page.

Scalability

This section is empty; you can help add the missing info by editing this page.

Die

• TSMC 7 nm HPC
• 20,000,000,000 transistors

All TaiShan Chips

This section is empty; you can help add the missing info by editing this page.

Bibliography

• Huawei. Personal Communication. 2019
• Huawei Connect 2018. October 2018
• HiSilicon Event. January 7, 2019