Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/microarchitectures/larrabee"
| Line 17: | Line 17: | ||
|isa=x86 | |isa=x86 | ||
|extension=L1OM | |extension=L1OM | ||
| − | | | + | |predecessor=Polaris |
| − | | | + | |predecessor link=intel/microarchitectures/polaris |
}} | }} | ||
'''Larrabee''' ('''LRB''') was an experimental [[graphics processing unit]] [[microarchitecture]] designed by [[Intel]] for [[gpgpu|General-purpose GPU computing]] which built on the earlier {{\\|Polaris|Polaris research chip}}. | '''Larrabee''' ('''LRB''') was an experimental [[graphics processing unit]] [[microarchitecture]] designed by [[Intel]] for [[gpgpu|General-purpose GPU computing]] which built on the earlier {{\\|Polaris|Polaris research chip}}. | ||
Latest revision as of 01:49, 31 March 2019
| Edit Values | |
| Larrabee µarch | |
| General Info | |
| Arch Type | GPU |
| Designer | Intel |
| Manufacturer | Intel |
| Introduction | August 12, 2008 |
| Phase-out | 2010 |
| Process | 45 nm, 32 nm |
| Core Configs | 8, 16, 24, 32, 40, 48 |
| Instructions | |
| ISA | x86 |
| Extensions | L1OM |
| Succession | |
Larrabee (LRB) was an experimental graphics processing unit microarchitecture designed by Intel for General-purpose GPU computing which built on the earlier Polaris research chip.
Facts about "Larrabee - Microarchitectures - Intel"
| codename | Larrabee + |
| core count | 8 +, 16 +, 24 +, 32 +, 40 + and 48 + |
| designer | Intel + |
| first launched | August 12, 2008 + |
| full page name | intel/microarchitectures/larrabee + |
| instance of | microarchitecture + |
| instruction set architecture | x86 + |
| manufacturer | Intel + |
| microarchitecture type | GPU + |
| name | Larrabee + |
| phase-out | 2010 + |
| process | 32 nm (0.032 μm, 3.2e-5 mm) + and 45 nm (0.045 μm, 4.5e-5 mm) + |