Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "acorn/microarchitectures/arm2"
| Line 26: | Line 26: | ||
|succession=Yes | |succession=Yes | ||
}} | }} | ||
| + | '''ARM2''' is the second [[ARM]] implementation designed by [[ARM Holdings]] (then [[Acorn Computers]]) as a successor to the {{\\|ARM1}}. Introduced in 1986, the ARM2 brings a number of major improvements over its predecessor. | ||
| + | |||
| + | == Overview == | ||
| + | {{see also|arm/history|ARM's History}} | ||
| + | Introduced in 1986, the ARM2 is a reimplementation of the {{\\|ARM1}} on a smaller process along with the addition of a number of additional enhancements. The ARM2 was capable of exceeding 10 MIPS when not bottlenecked by memory. | ||
| + | |||
| + | == Process Technology == | ||
| + | {{see also|2 µm process}} | ||
| + | ARM2 chips were manufactured by [[VLSI Technology]] and [[Sanyo]] on a [[2 µm]] double-level metal [[CMOS]] process. | ||
| + | |||
| + | == Architecture == | ||
| + | |||
| + | === Key changes from {{\\|ARM1}} === | ||
| + | {{empty section}} | ||
| + | |||
| + | === Block Diagram === | ||
| + | {{empty section}} | ||
| + | |||
| + | == Core == | ||
| + | === Pipeline === | ||
| + | {{empty section}} | ||
| + | |||
| + | == Die Shot == | ||
| + | * [[2 µm process]] | ||
| + | * 27,000 [[transistors]] | ||
| + | * ~5 mm x 5 mm | ||
| + | * 25 mm² die size | ||
| + | |||
| + | == All ARM2 Chips == | ||
| + | {{empty section}} | ||
| + | |||
| + | == References == | ||
| + | * Furber, S. B., and A. R. Wilson. "The Acorn RISC Machine ߞ an architectural view." Electronics and Power 33.6 (1987): 402-405. | ||
Revision as of 01:27, 28 June 2017
| Edit Values | |
| ARM2 µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | ARM Holdings |
| Manufacturer | VLSI Technology, Sanyo |
| Introduction | 1986 |
| Process | 2 µm |
| Core Configs | 1 |
| Pipeline | |
| Type | Scalar, Pipelined |
| Stages | 3 |
| Decode | 1-way |
| Instructions | |
| ISA | ARMv2 |
| Cache | |
| L1I Cache | 0 KiB/Core |
| L1D Cache | 0 KiB/Core |
| Succession | |
ARM2 is the second ARM implementation designed by ARM Holdings (then Acorn Computers) as a successor to the ARM1. Introduced in 1986, the ARM2 brings a number of major improvements over its predecessor.
Contents
Overview
- See also: arm/history and ARM's History
Introduced in 1986, the ARM2 is a reimplementation of the ARM1 on a smaller process along with the addition of a number of additional enhancements. The ARM2 was capable of exceeding 10 MIPS when not bottlenecked by memory.
Process Technology
- See also: 2 µm process
ARM2 chips were manufactured by VLSI Technology and Sanyo on a 2 µm double-level metal CMOS process.
Architecture
Key changes from ARM1
 |
This section is empty; you can help add the missing info by editing this page. |
Block Diagram
| |
This section is empty; you can help add the missing info by editing this page. |
Core
Pipeline
| |
This section is empty; you can help add the missing info by editing this page. |
Die Shot
- 2 µm process
- 27,000 transistors
- ~5 mm x 5 mm
- 25 mm² die size
All ARM2 Chips
| |
This section is empty; you can help add the missing info by editing this page. |
References
- Furber, S. B., and A. R. Wilson. "The Acorn RISC Machine ߞ an architectural view." Electronics and Power 33.6 (1987): 402-405.
Facts about "ARM2 - Microarchitectures - Acorn"
| codename | ARM2 + |
| core count | 1 + |
| designer | ARM Holdings + |
| first launched | 1986 + |
| full page name | acorn/microarchitectures/arm2 + |
| instance of | microarchitecture + |
| instruction set architecture | ARMv2 + |
| manufacturer | VLSI Technology + and Sanyo + |
| microarchitecture type | CPU + |
| name | ARM2 + |
| pipeline stages | 3 + |
| process | 2,000 nm (2 μm, 0.002 mm) + |
