From WikiChip
Difference between revisions of "intel/core i5/i5-9500"
Line 32: | Line 32: | ||
|word size=64 bit | |word size=64 bit | ||
|core count=6 | |core count=6 | ||
+ | |thread count=6 | ||
|max cpus=1 | |max cpus=1 | ||
|max memory=64 GiB | |max memory=64 GiB |
Revision as of 14:06, 16 July 2018
Edit Values | ||||||||||||
Core i5-9500 | ||||||||||||
General Info | ||||||||||||
Designer | Intel | |||||||||||
Manufacturer | Intel | |||||||||||
Model Number | i5-9500 | |||||||||||
S-Spec | SR3XG | |||||||||||
Market | Desktop | |||||||||||
Shop | Amazon | |||||||||||
General Specs | ||||||||||||
Family | Core i5 | |||||||||||
Series | i5-9000 | |||||||||||
Locked | Yes | |||||||||||
Frequency | 3,000 MHz | |||||||||||
Turbo Frequency | 4,300 MHz (1 core) | |||||||||||
Bus type | DMI 3.0 | |||||||||||
Bus rate | 4 × 8 GT/s | |||||||||||
Clock multiplier | 30 | |||||||||||
Microarchitecture | ||||||||||||
ISA | x86-64 (x86) | |||||||||||
Microarchitecture | Coffee Lake | |||||||||||
Platform | Coffee Lake | |||||||||||
Chipset | 300 series | |||||||||||
Core Name | Coffee Lake R | |||||||||||
Core Family | 6 | |||||||||||
Core Model | 158 | |||||||||||
Core Stepping | U0 | |||||||||||
Process | 14 nm | |||||||||||
Technology | CMOS | |||||||||||
Die | 149 mm² | |||||||||||
Word Size | 64 bit | |||||||||||
Cores | 6 | |||||||||||
Threads | 6 | |||||||||||
Max Memory | 64 GiB | |||||||||||
Multiprocessing | ||||||||||||
Max SMP | 1-Way (Uniprocessor) | |||||||||||
Electrical | ||||||||||||
TDP | 65 W | |||||||||||
Tjunction | 0 °C – 100 °C | |||||||||||
Packaging | ||||||||||||
|
Core i5-9500 is a 64-bit hexa-core mid-range performance x86 desktop microprocessor set to be introduced by Intel in 2018. This processor, which is based on the Coffee Lake microarchitecture, is manufactured on Intel's 3rd generation enhanced 14nm++ process. The i5-9500 operates at a 3 GHz with a TDP of 65 W and a Turbo Boost frequency of up to 4.3 GHz. This chip supports up to 64 GiB of dual-channel DDR4-2666 memory and incorporates Intel's UHD Graphics 630 IGP operating at 350 MHz with a burst frequency of 1.1 GHz.
Cache
- Main article: Coffee Lake § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
Memory controller
Integrated Memory Controller
|
||||||||||||||
|
Expansions
Expansion Options |
|||||
|
Graphics
Integrated Graphics Information
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
[Edit] Coffee Lake (Gen9.5) Hardware Accelerated Video Capabilities | |||||||
---|---|---|---|---|---|---|---|
Codec | Encode | Decode | |||||
Profiles | Levels | Max Resolution | Profiles | Levels | Max Resolution | ||
MPEG-2 (H.262) | Main | High | 1080p (FHD) | Main | Main, High | 1080p (FHD) | |
MPEG-4 AVC (H.264) | High, Main | 5.1 | 2160p (4K) | Main, High, MVC, Stereo | 5.1 | 2160p (4K) | |
JPEG/MJPEG | Baseline | - | 16k x 16k | Baseline | Unified | 16k x 16k | |
HEVC (H.265) | Main | 5.1 | 2160p (4K) | Main, Main 10 | 5.1 | 2160p (4K) | |
VC-1 | ✘ | Advanced, Main, Simple | 3, High, Simple | 3840x3840 | |||
VP8 | Unified | Unified | N/A | 0 | Unified | 1080p | |
VP9 | 0 | 2160p (4K) | 0, 2 | Unified | 2160p (4K) |
Features
[Edit/Modify Supported Features]
Facts about "Core i5-9500 - Intel"
core count | 6 + |
core name | Coffee Lake R + |
designer | Intel + |
family | Core i5 + |
full page name | intel/core i5/i5-9500 + |
has locked clock multiplier | true + |
instance of | microprocessor + |
isa | x86-64 + |
isa family | x86 + |
l1$ size | 512 KiB (524,288 B, 0.5 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 256 KiB (262,144 B, 0.25 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 256 KiB (262,144 B, 0.25 MiB) + |
l2$ description | 4-way set associative + |
l2$ size | 2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) + |
l3$ description | 16-way set associative + |
l3$ size | 12 MiB (12,288 KiB, 12,582,912 B, 0.0117 GiB) + |
ldate | 3000 + |
manufacturer | Intel + |
market segment | Desktop + |
max cpu count | 1 + |
max memory | 65,536 MiB (67,108,864 KiB, 68,719,476,736 B, 64 GiB, 0.0625 TiB) + |
microarchitecture | Coffee Lake + |
model number | i5-9500 + |
name | Core i5-9500 + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
series | i5-9000 + |
smp max ways | 1 + |
tdp | 65 W (65,000 mW, 0.0872 hp, 0.065 kW) + |
technology | CMOS + |
thread count | 12 + |
word size | 64 bit (8 octets, 16 nibbles) + |