From WikiChip
Difference between revisions of "intel/cpuid"
(→CPUIDs) |
(→CPUIDs) |
||
Line 64: | Line 64: | ||
| {{intel|Haswell (Server)|l=arch}} || {{intel|Haswell E|E|l=core}}, {{intel|Haswell EP|EP|l=core}}, {{intel|Haswell EX|EX|l=core}} || 0 || 0x6 || 0x3 || 0xF || [[Family 6 Model 63]] | | {{intel|Haswell (Server)|l=arch}} || {{intel|Haswell E|E|l=core}}, {{intel|Haswell EP|EP|l=core}}, {{intel|Haswell EX|EX|l=core}} || 0 || 0x6 || 0x3 || 0xF || [[Family 6 Model 63]] | ||
|- | |- | ||
− | | {{intel|Ivy Bridge (Server)|l=arch}} || {{intel|Ivy Bridge E|E|l=core}}, {{intel|Ivy Bridge EN|EN|l=core}}, {{intel|Ivy Bridge EP|EP|l=core}} || 0 || 0x6 || 0x3 || 0xE || [[Family 6 Model 62]] | + | | {{intel|Ivy Bridge (Server)|l=arch}} || {{intel|Ivy Bridge E|E|l=core}}, {{intel|Ivy Bridge EN|EN|l=core}}, {{intel|Ivy Bridge EP|EP|l=core}}, {{intel|Ivy Bridge EX|EX|l=core}} || 0 || 0x6 || 0x3 || 0xE || [[Family 6 Model 62]] |
|- | |- | ||
| {{intel|Sandy Bridge (Server)|l=arch}} || {{intel|Sandy Bridge E|E|l=core}} || 0 || 0x6 || 0x2 || 0xD || [[Family 6 Model 45]] | | {{intel|Sandy Bridge (Server)|l=arch}} || {{intel|Sandy Bridge E|E|l=core}} || 0 || 0x6 || 0x2 || 0xD || [[Family 6 Model 45]] |
Revision as of 01:15, 30 March 2018
Below is a list of Intel's CPUID broken down by their respective core names and microarchitecture: