From WikiChip
Difference between revisions of "movidius/microarchitectures/shave v3.0"
< movidius

(shave v2.0)
 
Line 19: Line 19:
 
}}
 
}}
 
'''Fragrak''' or '''Streaming Hybrid Architecture Vector Engine v3.0''' ('''SHAVE v3.0''') is an accelerator microarchitecture designed by [[Movidius]] for their vision processors, serving as a successor to the {{\\|SHAVE v2.0}}. SHAVE-based products are branded as the {{movidius|Myriad|Myriad 2}} family of vision processors.
 
'''Fragrak''' or '''Streaming Hybrid Architecture Vector Engine v3.0''' ('''SHAVE v3.0''') is an accelerator microarchitecture designed by [[Movidius]] for their vision processors, serving as a successor to the {{\\|SHAVE v2.0}}. SHAVE-based products are branded as the {{movidius|Myriad|Myriad 2}} family of vision processors.
 +
 +
== Process Technology ==
 +
{{main|28 nm lithography process}}
 +
This microarchitecture was designed for [[TSMC]]'s [[28 nm process]].
 +
 +
== Architecture ==
 +
 +
=== Key changes from {{\\|SHAVE v2.0}} ===
 +
* [[28 nm process]] (from [[65 nm]])
 +
* [[LEON4]] [[SPARC]] core (from [[LEON3]])
 +
* Added support for [[OpenCL]]
 +
* 12 SHAVE cores (from 8)

Revision as of 21:57, 12 March 2018

Edit Values
SHAVE v3.0 µarch
General Info
Arch TypeAccelerator
DesignerMovidius
ManufacturerTSMC
Introduction2014
Process28 nm
Pipeline
TypeVLLIW
Instructions
ISASHAVE, SPARC v8
Cache
L2 Cache256 KiB/chip
2-way set associative
Side Cache128-256 MiB SDRAM/chip
Succession

Fragrak or Streaming Hybrid Architecture Vector Engine v3.0 (SHAVE v3.0) is an accelerator microarchitecture designed by Movidius for their vision processors, serving as a successor to the SHAVE v2.0. SHAVE-based products are branded as the Myriad 2 family of vision processors.

Process Technology

Main article: 28 nm lithography process

This microarchitecture was designed for TSMC's 28 nm process.

Architecture

Key changes from SHAVE v2.0

codenameSHAVE v3.0 +
designerMovidius +
first launched2014 +
full page namemovidius/microarchitectures/shave v3.0 +
instance ofmicroarchitecture +
instruction set architectureSHAVE + and SPARC v8 +
manufacturerTSMC +
nameSHAVE v3.0 +
process28 nm (0.028 μm, 2.8e-5 mm) +