Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/microarchitectures/willow cove"
(→New instructions: There are no Willow Cove server parts. Sapphire Rapids is based on Golden Cove.) |
|||
| (30 intermediate revisions by 12 users not shown) | |||
| Line 7: | Line 7: | ||
|introduction=2020 | |introduction=2020 | ||
|process=10 nm | |process=10 nm | ||
| + | |cores=2 | ||
| + | |cores 2=4 | ||
| + | |cores 3=6 | ||
| + | |cores 4=8 | ||
| + | |oooe=Yes | ||
| + | |speculative=Yes | ||
| + | |renaming=Yes | ||
| + | |stages min=14 | ||
| + | |stages max=19 | ||
| + | |decode=5-way | ||
|isa=x86-64 | |isa=x86-64 | ||
| + | |core name=Tiger Lake | ||
|predecessor=Sunny Cove | |predecessor=Sunny Cove | ||
|predecessor link=intel/microarchitectures/sunny cove | |predecessor link=intel/microarchitectures/sunny cove | ||
|successor=Golden Cove | |successor=Golden Cove | ||
|successor link=intel/microarchitectures/golden cove | |successor link=intel/microarchitectures/golden cove | ||
| + | |contemporary=Cypress Cove | ||
}} | }} | ||
'''Willow Cove''' is the successor to {{\\|Sunny Cove}}, a high-performance [[10 nm]] [[x86]] core microarchitecture designed by [[Intel]] for an array of server and client products, including {{\\|Tiger Lake}}. | '''Willow Cove''' is the successor to {{\\|Sunny Cove}}, a high-performance [[10 nm]] [[x86]] core microarchitecture designed by [[Intel]] for an array of server and client products, including {{\\|Tiger Lake}}. | ||
| Line 20: | Line 32: | ||
== Process Technology == | == Process Technology == | ||
| − | Willow Cove is designed to take advantage of Intel's [[10 nm process]]. | + | Willow Cove is designed to take advantage of Intel's [[10 nm process]] (10nm SuperFin). |
== Architecture == | == Architecture == | ||
| − | + | Key changes from {{\\|Sunny Cove}} | |
| − | * | + | * Expanded L2 Cache (512KB 8-way → 1.25MB 20-way) |
| − | * | + | * 50% Expanded L3 Cache (8MB 16-way → 12MB 12-way) |
| + | * Memory Subsystem with more bandwidth and LPDDR5 support | ||
| + | * New Total Memory Encryption(TME) feature | ||
{{expand list}} | {{expand list}} | ||
==== New instructions ==== | ==== New instructions ==== | ||
| − | + | Willow Cove introduced a number of {{x86|extensions|new instructions}}: | |
* Control-flow Enforcement Technology (CET) enhancements | * Control-flow Enforcement Technology (CET) enhancements | ||
| Line 35: | Line 49: | ||
* Additional {{x86|AVX-512}} extensions: | * Additional {{x86|AVX-512}} extensions: | ||
** {{x86|AVX512_VP2INTERSECT|<code>AVX512_VP2INTERSECT</code>}} - AVX-512 Vector Intersection Instructions | ** {{x86|AVX512_VP2INTERSECT|<code>AVX512_VP2INTERSECT</code>}} - AVX-512 Vector Intersection Instructions | ||
| − | |||
| − | |||
| − | |||
| − | |||
== Bibliography == | == Bibliography == | ||
* Intel Architecture Day 2018, December 11, 2018 | * Intel Architecture Day 2018, December 11, 2018 | ||
Latest revision as of 08:48, 17 September 2022
| Edit Values | |
| Willow Cove µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | Intel |
| Manufacturer | Intel |
| Introduction | 2020 |
| Process | 10 nm |
| Core Configs | 2, 4, 6, 8 |
| Pipeline | |
| OoOE | Yes |
| Speculative | Yes |
| Reg Renaming | Yes |
| Stages | 14-19 |
| Decode | 5-way |
| Instructions | |
| ISA | x86-64 |
| Cores | |
| Core Names | Tiger Lake |
| Succession | |
| Contemporary | |
| Cypress Cove | |
Willow Cove is the successor to Sunny Cove, a high-performance 10 nm x86 core microarchitecture designed by Intel for an array of server and client products, including Tiger Lake.
History[edit]
Willow Cove was originally unveiled by Intel at their 2018 architecture day. Willow Cove is intended to succeed Sunny Cove in the 2020 timeframe.
Process Technology[edit]
Willow Cove is designed to take advantage of Intel's 10 nm process (10nm SuperFin).
Architecture[edit]
Key changes from Sunny Cove
- Expanded L2 Cache (512KB 8-way → 1.25MB 20-way)
- 50% Expanded L3 Cache (8MB 16-way → 12MB 12-way)
- Memory Subsystem with more bandwidth and LPDDR5 support
- New Total Memory Encryption(TME) feature
This list is incomplete; you can help by expanding it.
New instructions[edit]
Willow Cove introduced a number of new instructions:
- Control-flow Enforcement Technology (CET) enhancements
-
MOVDIR- Direct stores - Additional AVX-512 extensions:
-
AVX512_VP2INTERSECT- AVX-512 Vector Intersection Instructions
-
Bibliography[edit]
- Intel Architecture Day 2018, December 11, 2018
Facts about "Willow Cove - Microarchitectures - Intel"
| codename | Willow Cove + |
| core count | 2 +, 4 +, 6 + and 8 + |
| designer | Intel + |
| first launched | 2020 + |
| full page name | intel/microarchitectures/willow cove + |
| instance of | microarchitecture + |
| instruction set architecture | x86-64 + |
| manufacturer | Intel + |
| microarchitecture type | CPU + |
| name | Willow Cove + |
| pipeline stages (max) | 19 + |
| pipeline stages (min) | 14 + |
| process | 10 nm (0.01 μm, 1.0e-5 mm) + |