From WikiChip
Difference between revisions of "intel/core i7/i7-1065g7"
(Added 2-core and 3-core turbo clocks) |
|||
(11 intermediate revisions by 2 users not shown) | |||
Line 16: | Line 16: | ||
|frequency=1,300 MHz | |frequency=1,300 MHz | ||
|turbo frequency1=3,900 MHz | |turbo frequency1=3,900 MHz | ||
+ | |turbo frequency2=3,800 MHz | ||
+ | |turbo frequency3=3,500 MHz | ||
|turbo frequency4=3,500 MHz | |turbo frequency4=3,500 MHz | ||
|bus type=OPI | |bus type=OPI | ||
Line 25: | Line 27: | ||
|microarch=Ice Lake (Client) | |microarch=Ice Lake (Client) | ||
|platform=Ice Lake | |platform=Ice Lake | ||
− | |core name= | + | |core name=Ice Lake U |
|core family=6 | |core family=6 | ||
|process=10 nm | |process=10 nm | ||
Line 32: | Line 34: | ||
|core count=4 | |core count=4 | ||
|thread count=8 | |thread count=8 | ||
+ | |max memory=64 GiB | ||
|max cpus=1 | |max cpus=1 | ||
− | |||
|tdp=15 W | |tdp=15 W | ||
|ctdp down=12 | |ctdp down=12 | ||
Line 44: | Line 46: | ||
This model supports a configurable TDP of TDP-up of 25 W. | This model supports a configurable TDP of TDP-up of 25 W. | ||
+ | |||
+ | == Cache == | ||
+ | {{main|intel/microarchitectures/ice lake (client)#Memory_Hierarchy|l1=Ice Lake § Cache}} | ||
+ | {{cache size | ||
+ | |l1 cache=320 KiB | ||
+ | |l1i cache=128 KiB | ||
+ | |l1i break=4x32 KiB | ||
+ | |l1i desc=8-way set associative | ||
+ | |l1d cache=192 KiB | ||
+ | |l1d break=4x48 KiB | ||
+ | |l1d desc=12-way set associative | ||
+ | |l1d policy=write-back | ||
+ | |l2 cache=2 MiB | ||
+ | |l2 break=4x512 KiB | ||
+ | |l2 desc=8-way set associative | ||
+ | |l2 policy=write-back | ||
+ | |l3 cache=8 MiB | ||
+ | |l3 break=4x2 MiB | ||
+ | |l3 desc=16-way set associative | ||
+ | |l3 policy=write-back | ||
+ | }} | ||
+ | |||
+ | == Memory controller == | ||
+ | The Core i7-1065G7 has a 128-bit bus, supporting quad-channel (4x32b) LPDDR4X-3733 or dual-channel (2x64b) DDR4-3200. | ||
+ | {{memory controller | ||
+ | |type=LPDDR4X-3733 | ||
+ | |type 2=DDR4-3200 | ||
+ | |ecc=No | ||
+ | |max mem=64 GiB | ||
+ | |controllers=1 | ||
+ | |channels=4 | ||
+ | |width=32 bit | ||
+ | |width 2=64 bit | ||
+ | |max bandwidth=55.63 GiB/s | ||
+ | |bandwidth schan=13.91 GiB/s | ||
+ | |bandwidth dchan=27.82 GiB/s | ||
+ | |bandwidth qchan=55.63 GiB/s | ||
+ | }} | ||
+ | |||
+ | == Expansions == | ||
+ | {{expansions main | ||
+ | | | ||
+ | {{expansions entry | ||
+ | |type=USB | ||
+ | |usb revision=USB 3.2 Gen 2x1 | ||
+ | |usb ports=4 | ||
+ | |usb rate=10 Gb/s | ||
+ | }} | ||
+ | }} | ||
+ | |||
+ | |||
+ | |||
+ | == Graphics == | ||
+ | {{integrated graphics | ||
+ | | gpu = Iris Plus Graphics | ||
+ | | device id = 0x8A52 | ||
+ | | designer = Intel | ||
+ | | execution units = 64 | ||
+ | | max displays = 3 | ||
+ | | max memory = 64 GiB | ||
+ | | frequency = 300 MHz | ||
+ | | max frequency = 1,100 MHz | ||
+ | |||
+ | | output crt = | ||
+ | | output sdvo = | ||
+ | | output dsi = | ||
+ | | output edp = Yes | ||
+ | | output dp = Yes | ||
+ | | output hdmi = Yes | ||
+ | | output vga = | ||
+ | | output dvi = Yes | ||
+ | |||
+ | | directx ver = 12 | ||
+ | | opengl ver = 4.5 | ||
+ | | opencl ver = 2.0 | ||
+ | | hdmi ver = 1.4a | ||
+ | | dp ver = 1.2 | ||
+ | | edp ver = 1.4 | ||
+ | | max res hdmi = 4096x2304 | ||
+ | | max res hdmi freq = 32 Hz | ||
+ | | max res dp = 5120x3200 | ||
+ | | max res dp freq = 60 Hz | ||
+ | | max res edp = 5120x3200 | ||
+ | | max res edp freq = 60 Hz | ||
+ | | max res vga = | ||
+ | | max res vga freq = | ||
+ | |||
+ | | features = Yes | ||
+ | | intel quick sync = Yes | ||
+ | | intel intru 3d = | ||
+ | | intel insider = | ||
+ | | intel widi = | ||
+ | | intel fdi = | ||
+ | | intel clear video = | ||
+ | | intel clear video hd = | ||
+ | }} | ||
+ | |||
+ | == Features == | ||
+ | {{x86 features | ||
+ | |real=Yes | ||
+ | |protected=Yes | ||
+ | |smm=Yes | ||
+ | |fpu=Yes | ||
+ | |x8616=Yes | ||
+ | |x8632=Yes | ||
+ | |x8664=Yes | ||
+ | |nx=Yes | ||
+ | |mmx=Yes | ||
+ | |emmx=Yes | ||
+ | |sse=Yes | ||
+ | |sse2=Yes | ||
+ | |sse3=Yes | ||
+ | |ssse3=Yes | ||
+ | |sse41=Yes | ||
+ | |sse42=Yes | ||
+ | |sse4a=Yes | ||
+ | |sse_gfni=Yes | ||
+ | |avx=Yes | ||
+ | |avx_gfni=Yes | ||
+ | |avx2=Yes | ||
+ | |avx512f=Yes | ||
+ | |avx512cd=Yes | ||
+ | |avx512er=No | ||
+ | |avx512pf=No | ||
+ | |avx512bw=Yes | ||
+ | |avx512dq=Yes | ||
+ | |avx512vl=Yes | ||
+ | |avx512ifma=No | ||
+ | |avx512vbmi=No | ||
+ | |avx5124fmaps=No | ||
+ | |avx512vnni=Yes | ||
+ | |avx5124vnniw=No | ||
+ | |avx512vpopcntdq=Yes | ||
+ | |avx512gfni=Yes | ||
+ | |avx512vaes=Yes | ||
+ | |avx512vbmi2=Yes | ||
+ | |avx512bitalg=Yes | ||
+ | |avx512vpclmulqdq=Yes | ||
+ | |abm=Yes | ||
+ | |tbm=No | ||
+ | |bmi1=Yes | ||
+ | |bmi2=Yes | ||
+ | |fma3=Yes | ||
+ | |fma4=No | ||
+ | |aes=Yes | ||
+ | |rdrand=Yes | ||
+ | |sha=No | ||
+ | |xop=No | ||
+ | |adx=Yes | ||
+ | |clmul=Yes | ||
+ | |f16c=Yes | ||
+ | |bfloat16=No | ||
+ | |tbt1=No | ||
+ | |tbt2=Yes | ||
+ | |tbmt3=No | ||
+ | |tvb=No | ||
+ | |bpt=No | ||
+ | |eist=Yes | ||
+ | |sst=Yes | ||
+ | |flex=Yes | ||
+ | |fastmem=No | ||
+ | |ivmd=No | ||
+ | |intelnodecontroller=No | ||
+ | |intelnode=No | ||
+ | |kpt=No | ||
+ | |ptt=No | ||
+ | |intelrunsure=No | ||
+ | |mbe=No | ||
+ | |isrt=No | ||
+ | |sba=No | ||
+ | |mwt=No | ||
+ | |sipp=No | ||
+ | |att=No | ||
+ | |ipt=No | ||
+ | |tsx=No | ||
+ | |txt=No | ||
+ | |ht=Yes | ||
+ | |vpro=No | ||
+ | |vtx=Yes | ||
+ | |vtd=Yes | ||
+ | |ept=Yes | ||
+ | |mpx=Yes | ||
+ | |sgx=Yes | ||
+ | |securekey=Yes | ||
+ | |osguard=Yes | ||
+ | |intqat=No | ||
+ | |dlboost=No | ||
+ | |3dnow=No | ||
+ | |e3dnow=No | ||
+ | |smartmp=No | ||
+ | |powernow=No | ||
+ | |amdvi=No | ||
+ | |amdv=No | ||
+ | |amdsme=No | ||
+ | |amdtsme=No | ||
+ | |amdsev=No | ||
+ | |rvi=No | ||
+ | |smt=No | ||
+ | |sensemi=No | ||
+ | |xfr=No | ||
+ | |xfr2=No | ||
+ | |mxfr=No | ||
+ | |amdpb=No | ||
+ | |amdpb2=No | ||
+ | |amdpbod=No | ||
+ | }} | ||
+ | |||
+ | == Die == | ||
+ | {{main|intel/microarchitectures/ice_lake_(client)#SoC|l1=Ice Lake SoC Die}} | ||
+ | |||
+ | :[[File:ice lake die (quad core) (annotated).png|500px|link=intel/microarchitectures/ice_lake_(client)#SoC]] | ||
+ | |||
+ | :[[File:ice lake die (quad core).png|500px|link=intel/microarchitectures/ice_lake_(client)#SoC]] |
Latest revision as of 20:40, 27 July 2020
Edit Values | |
Core i7-1065G7 | |
General Info | |
Designer | Intel |
Manufacturer | Intel |
Model Number | i7-1065G7 |
Market | Mobile |
Introduction | August 1, 2019 (announced) August 1, 2019 (launched) |
Release Price | $426.00 (tray) |
Shop | Amazon |
General Specs | |
Family | Core i7 |
Series | i7-10000 |
Locked | Yes |
Frequency | 1,300 MHz |
Turbo Frequency | 3,900 MHz (1 core), 3,800 MHz (2 cores), 3,500 MHz (3 cores), 3,500 MHz (4 cores) |
Bus type | OPI |
Bus rate | 4 × 4 GT/s |
Clock multiplier | 13 |
Microarchitecture | |
ISA | x86-64 (x86) |
Microarchitecture | Ice Lake (Client) |
Platform | Ice Lake |
Core Name | Ice Lake U |
Core Family | 6 |
Process | 10 nm |
Technology | CMOS |
Word Size | 64 bit |
Cores | 4 |
Threads | 8 |
Max Memory | 64 GiB |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Electrical | |
TDP | 15 W |
cTDP down | 12 |
cTDP down frequency | 1,000 MHz |
cTDP up | 25 W |
cTDP up frequency | 1,500 MHz |
Packaging | |
Package | FCBGA-1510 (BGA) |
Contacts | 1510 |
Core i7-1065G7 is a 64-bit quad-core high-performance x86 mobile microprocessor introduced by Intel in mid-2019. This processor, which is based on the Ice Lake microarchitecture, is manufactured on Intel's 2nd generation enhanced 10nm+ process. The i7-1065G7 operates at 1.3 GHz with a TDP of 15 W and Turbo Boost frequency of up to 3.9 GHz. This chip supports up to 64 GiB of quad-channel LPDDR4X-3733 memory and incorporates Intel's GPU with a burst frequency of 1.1 GHz.
This model supports a configurable TDP of TDP-up of 25 W.
Cache[edit]
- Main article: Ice Lake § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
Memory controller[edit]
The Core i7-1065G7 has a 128-bit bus, supporting quad-channel (4x32b) LPDDR4X-3733 or dual-channel (2x64b) DDR4-3200.
Integrated Memory Controller
|
||||||||||||||||
|
Expansions[edit]
Expansion Options |
|||||
|
Graphics[edit]
Integrated Graphics Information
|
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
Features[edit]
[Edit/Modify Supported Features]
Die[edit]
- Main article: Ice Lake SoC Die
Facts about "Core i7-1065G7 - Intel"
back image | + |
base frequency | 1,300 MHz (1.3 GHz, 1,300,000 kHz) + |
bus links | 4 + |
bus rate | 4,000 MT/s (4 GT/s, 4,000,000 kT/s) + |
bus type | OPI + |
clock multiplier | 13 + |
core count | 4 + |
core family | 6 + |
core name | Sunny Cove + |
designer | Intel + |
family | Core i7 + |
first announced | August 1, 2019 + |
first launched | August 1, 2019 + |
full page name | intel/core i7/i7-1065g7 + |
has locked clock multiplier | true + |
instance of | microprocessor + |
isa | x86-64 + |
isa family | x86 + |
ldate | August 1, 2019 + |
main image | + |
manufacturer | Intel + |
market segment | Mobile + |
max cpu count | 1 + |
max memory | 65,536 MiB (67,108,864 KiB, 68,719,476,736 B, 64 GiB, 0.0625 TiB) + |
microarchitecture | Ice Lake (Client) + |
model number | i7-1065G7 + |
name | Core i7-1065G7 + |
package | FCBGA-1510 + |
platform | Ice Lake + |
process | 10 nm (0.01 μm, 1.0e-5 mm) + |
release price | $ 426.00 (€ 383.40, £ 345.06, ¥ 44,018.58) + |
release price (tray) | $ 426.00 (€ 383.40, £ 345.06, ¥ 44,018.58) + |
series | i7-10000 + |
smp max ways | 1 + |
tdp | 15 W (15,000 mW, 0.0201 hp, 0.015 kW) + |
tdp down | 12 W (12,000 mW, 0.0161 hp, 0.012 kW) + |
tdp down frequency | 1,000 MHz (1 GHz, 1,000,000 kHz) + |
tdp up | 25 W (25,000 mW, 0.0335 hp, 0.025 kW) + |
tdp up frequency | 1,500 MHz (1.5 GHz, 1,500,000 kHz) + |
technology | CMOS + |
thread count | 8 + |
turbo frequency (1 core) | 3,900 MHz (3.9 GHz, 3,900,000 kHz) + |
turbo frequency (4 cores) | 3,500 MHz (3.5 GHz, 3,500,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |