Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "arm holdings/microarchitectures/cortex-a12"
| (One intermediate revision by the same user not shown) | |||
| Line 6: | Line 6: | ||
|manufacturer=TSMC | |manufacturer=TSMC | ||
|introduction=June 2, 2013 | |introduction=June 2, 2013 | ||
| + | |isa=ARMv7 | ||
|predecessor=Cortex-A9 | |predecessor=Cortex-A9 | ||
|predecessor link=arm_holdings/microarchitectures/cortex-a9 | |predecessor link=arm_holdings/microarchitectures/cortex-a9 | ||
| Line 17: | Line 18: | ||
== Architecture == | == Architecture == | ||
=== Key changes from {{\\|Cortex-A9}} === | === Key changes from {{\\|Cortex-A9}} === | ||
| − | {{ | + | * [[28 nm process]] (from [[40 nm]]) |
| + | * Longer [[pipeline]] (11, up from 9-12) | ||
| + | * Integer | ||
| + | ** Hardware [[division]] support | ||
| + | ** Hardware [[Fused Multiply-Accumulate]] | ||
| + | * [[VFPv4]] (from [[VFPv3]]) | ||
| + | * [[NEONv2]] (from [[NEON]]) | ||
| + | * Added {{arm|LPAE}} support | ||
| + | |||
| + | {{expand list}} | ||
| + | |||
=== Block Diagram === | === Block Diagram === | ||
{{empty section}} | {{empty section}} | ||
=== Memory Hierarchy === | === Memory Hierarchy === | ||
{{empty section}} | {{empty section}} | ||
Latest revision as of 13:25, 31 December 2018
| Edit Values | |
| Cortex-A12 µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | ARM Holdings |
| Manufacturer | TSMC |
| Introduction | June 2, 2013 |
| Instructions | |
| ISA | ARMv7 |
| Succession | |
Cortex-A12 (codename Owl) is the successor to the Cortex-A9, a mid-range performance ARM microarchitecture designed by ARM Holdings for the mobile market. This microarchitecture is designed as a synthesizable IP core and is sold to other semiconductor companies to be implemented in their own chips. The Cortex-A12 was designed to be paired with the low-power Cortex-A7 in a big.LITTLE configuration.
Note that Arm withdrew the Cortex-A12 from their product offering in October 2014 due to having design and performance parameters very similar to its successor, the Cortex-A17.
Architecture[edit]
Key changes from Cortex-A9[edit]
- 28 nm process (from 40 nm)
- Longer pipeline (11, up from 9-12)
- Integer
- Hardware division support
- Hardware Fused Multiply-Accumulate
- VFPv4 (from VFPv3)
- NEONv2 (from NEON)
- Added LPAE support
This list is incomplete; you can help by expanding it.
Block Diagram[edit]
 |
This section is empty; you can help add the missing info by editing this page. |
Memory Hierarchy[edit]
| |
This section is empty; you can help add the missing info by editing this page. |
Facts about "Cortex-A12 - Microarchitectures - ARM"
| codename | Cortex-A12 + |
| designer | ARM Holdings + |
| first launched | June 2, 2013 + |
| full page name | arm holdings/microarchitectures/cortex-a12 + |
| instance of | microarchitecture + |
| manufacturer | TSMC + |
| microarchitecture type | CPU + |
| name | Cortex-A12 + |