(thunderx2) |
(→CN99xx: center columns) |
||
(16 intermediate revisions by 6 users not shown) | |||
Line 9: | Line 9: | ||
| first announced = May 30, 2016 | | first announced = May 30, 2016 | ||
| first launched = May 7, 2018 | | first launched = May 7, 2018 | ||
− | | isa = ARMv8 | + | | isa = ARMv8.1 |
| microarch = ThunderX2 | | microarch = ThunderX2 | ||
| microarch 2 = Vulcan | | microarch 2 = Vulcan | ||
Line 26: | Line 26: | ||
| predecessor = ThunderX | | predecessor = ThunderX | ||
| predecessor link = cavium/thunderx | | predecessor link = cavium/thunderx | ||
− | | successor = | + | | successor = ThunderX3 |
− | | successor link = | + | | successor link = marvell/thunderx3 |
}} | }} | ||
− | '''ThunderX2''' is a family of {{arch|64}} [[multi-core]] [[ARM]] server microprocessors introduced by Cavium in early [[2018]] succeeding the original {{\\|ThunderX}} line. | + | '''ThunderX2''' is a family of {{arch|64}} [[multi-core]] [[ARM]] server microprocessors introduced by [[Cavium]] in early [[2018]] succeeding the original {{\\|ThunderX}} line. |
+ | |||
+ | == Overview == | ||
+ | The ThunderX2 was designed to succeed the original {{\\|ThunderX}} family. [[Cavium]] first announced the ThunderX2 back in May 30 2016 with models based on their own {{cavium|thunderx2|second-generation|l=arch}} microarchitecture with models up to 54 cores. Cavium focused the {{\\|ThunderX}} design on the networking space as the {{\\|Octeon TX}} family, and in late 2016 they acquired the {{cavium|Vulcan|l=arch}} design from [[Broadcom]] which has designed a server microprocessor but has given up on the project for reasons not well understood. In early 2018, Cavium announced that their ThunderX2 processors (now based on {{cavium|Vulcan|l=arch}}) have reached general availability. | ||
+ | |||
+ | == Models == | ||
+ | === CN99xx === | ||
+ | {{see also|cavium/microarchitectures/vulcan|l1=Vulcan microarchitecture}} | ||
+ | The first parts of the ThunderX2 family, CN99xx series, that made it to general availability are based on the {{cavium|Vulcan|l=arch}} microarchitecture. Those parts are different from Cavium's original ThunderX2 design which started sampling in 2016. Originally designed by [[Broadcom]], those parts have much higher performance and a slightly different set of features. All parts have the following features in common. | ||
+ | |||
+ | * '''Mem:''' Up to 2 TiB of quad/hexa/octa- channel DDR4 2666 MT/s memory | ||
+ | ** Up to 4 TiB in dual-socket configuration | ||
+ | * '''ISA:''' [[arm|ARMv8.1]], 128-bit {{arm|NEON}} SIMD | ||
+ | * '''I/O:''' x48, x56 PCIe Gen 3 Lanes | ||
+ | * Only the [[arm/aarch64 | 64-bit AArch64]] execution state is support. No [[arm/aarch32 | 32-bit AArch32]] support. | ||
+ | |||
+ | <!-- NOTE: | ||
+ | This table is generated automatically from the data in the actual articles. | ||
+ | If a microprocessor is missing from the list, an appropriate article for it needs to be | ||
+ | created and tagged accordingly. | ||
+ | |||
+ | Missing a chip? please dump its name here: https://en.wikichip.org/wiki/WikiChip:wanted_chips | ||
+ | --> | ||
+ | {{comp table start}} | ||
+ | <table class="comptable sortable tc3 tc4 tc6"> | ||
+ | {{comp table header|main|5:List of Vulcan-based Processors}} | ||
+ | {{comp table header|main|5:Main processor}} | ||
+ | {{comp table header|cols|Launched|Cores|Threads|%Frequency|PCIe Lanes}} | ||
+ | {{#ask: [[Category:microprocessor models by cavium]] [[microarchitecture::Vulcan]] | ||
+ | |?full page name | ||
+ | |?model number | ||
+ | |?first launched | ||
+ | |?core count | ||
+ | |?thread count | ||
+ | |?base frequency#GHz | ||
+ | |?Has subobject.max pcie lanes | ||
+ | |format=template | ||
+ | |template=proc table 3 | ||
+ | |userparam=7 | ||
+ | |mainlabel=- | ||
+ | |valuesep=, | ||
+ | }} | ||
+ | {{comp table count|ask=[[Category:microprocessor models by cavium]] [[microarchitecture::Vulcan]]}} | ||
+ | </table> | ||
+ | {{comp table end}} | ||
+ | |||
+ | == See also == | ||
+ | * [http://www.marvell.com/server-processors/thunderx2-arm-processors/index.jsp Marvell ThunderX2 Arm Processors] | ||
+ | * [http://www.marvell.com/documents/hrur6mybdvk5uki1w0z7/ Marvell ThunderX2 CN99XX PMU Events (Abridged)] | ||
+ | * Qualcomm's {{qualcomm|Centriq}} | ||
+ | * Intel's {{intel|Xeon Platinum}}, {{intel|Xeon Gold|Gold}}, and {{intel|Xeon Silver|Silver}} |
Latest revision as of 20:33, 26 April 2019
ThunderX2 | |
![]() | |
ThunderX2 | |
Developer | Cavium |
Manufacturer | TSMC |
Type | Microprocessors |
Introduction | May 30, 2016 (announced) May 7, 2018 (launch) |
ISA | ARMv8.1 |
µarch | ThunderX2, Vulcan |
Word size | 64 bit 8 octets
16 nibbles |
Process | 14 nm 0.014 μm , 16 nm1.4e-5 mm 0.016 μm
1.6e-5 mm |
Technology | CMOS |
Clock | 2,500 MHz-1,600 MHz |
Succession | |
← | → |
ThunderX | ThunderX3 |
ThunderX2 is a family of 64-bit multi-core ARM server microprocessors introduced by Cavium in early 2018 succeeding the original ThunderX line.
Contents
Overview[edit]
The ThunderX2 was designed to succeed the original ThunderX family. Cavium first announced the ThunderX2 back in May 30 2016 with models based on their own second-generation microarchitecture with models up to 54 cores. Cavium focused the ThunderX design on the networking space as the Octeon TX family, and in late 2016 they acquired the Vulcan design from Broadcom which has designed a server microprocessor but has given up on the project for reasons not well understood. In early 2018, Cavium announced that their ThunderX2 processors (now based on Vulcan) have reached general availability.
Models[edit]
CN99xx[edit]
- See also: Vulcan microarchitecture
The first parts of the ThunderX2 family, CN99xx series, that made it to general availability are based on the Vulcan microarchitecture. Those parts are different from Cavium's original ThunderX2 design which started sampling in 2016. Originally designed by Broadcom, those parts have much higher performance and a slightly different set of features. All parts have the following features in common.
- Mem: Up to 2 TiB of quad/hexa/octa- channel DDR4 2666 MT/s memory
- Up to 4 TiB in dual-socket configuration
- ISA: ARMv8.1, 128-bit NEON SIMD
- I/O: x48, x56 PCIe Gen 3 Lanes
- Only the 64-bit AArch64 execution state is support. No 32-bit AArch32 support.
List of Vulcan-based Processors | |||||
---|---|---|---|---|---|
Main processor | |||||
Model | Launched | Cores | Threads | Frequency | PCIe Lanes |
CN9960 | 7 May 2018 | 16 | 64 | 1.6 GHz 1,600 MHz , 1.8 GHz1,600,000 kHz 1,800 MHz , 2 GHz1,800,000 kHz 2,000 MHz , 2.2 GHz2,000,000 kHz 2,200 MHz 2,200,000 kHz | |
CN9965 | 7 May 2018 | 20 | 40 | 1.8 GHz 1,800 MHz , 2 GHz1,800,000 kHz 2,000 MHz , 2.1 GHz2,000,000 kHz 2,100 MHz , 2.2 GHz2,100,000 kHz 2,200 MHz , 2.3 GHz2,200,000 kHz 2,300 MHz , 2.4 GHz2,300,000 kHz 2,400 MHz , 2.5 GHz2,400,000 kHz 2,500 MHz 2,500,000 kHz | |
CN9970 | 7 May 2018 | 24 | 96 | 1.8 GHz 1,800 MHz , 2 GHz1,800,000 kHz 2,000 MHz , 2.1 GHz2,000,000 kHz 2,100 MHz , 2.2 GHz2,100,000 kHz 2,200 MHz , 2.3 GHz2,200,000 kHz 2,300 MHz , 2.4 GHz2,300,000 kHz 2,400 MHz , 2.5 GHz2,400,000 kHz 2,500 MHz 2,500,000 kHz | |
CN9975 | 7 May 2018 | 28 | 112 | 1.8 GHz 1,800 MHz , 2 GHz1,800,000 kHz 2,000 MHz , 2.1 GHz2,000,000 kHz 2,100 MHz , 2.2 GHz2,100,000 kHz 2,200 MHz , 2.3 GHz2,200,000 kHz 2,300 MHz , 2.4 GHz2,300,000 kHz 2,400 MHz 2,400,000 kHz | |
CN9978 | 7 May 2018 | 30 | 120 | 1.8 GHz 1,800 MHz , 2 GHz1,800,000 kHz 2,000 MHz , 2.1 GHz2,000,000 kHz 2,100 MHz , 2.2 GHz2,100,000 kHz 2,200 MHz , 2.3 GHz2,200,000 kHz 2,300 MHz 2,300,000 kHz | |
CN9980 | 7 May 2018 | 32 | 128 | 2 GHz 2,000 MHz , 2.1 GHz2,000,000 kHz 2,100 MHz , 2.2 GHz2,100,000 kHz 2,200 MHz , 2.3 GHz2,200,000 kHz 2,300 MHz , 2.4 GHz2,300,000 kHz 2,400 MHz , 2.5 GHz2,400,000 kHz 2,500 MHz 2,500,000 kHz | |
Count: 6 |
See also[edit]
- Marvell ThunderX2 Arm Processors
- Marvell ThunderX2 CN99XX PMU Events (Abridged)
- Qualcomm's Centriq
- Intel's Xeon Platinum, Gold, and Silver
designer | Cavium + |
first announced | May 30, 2016 + |
first launched | May 7, 2018 + |
full page name | cavium/thunderx2 + |
instance of | microprocessor family + |
instruction set architecture | ARMv8.1 + |
main designer | Cavium + |
manufacturer | TSMC + |
microarchitecture | ThunderX2 + and Vulcan + |
name | ThunderX2 + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + and 16 nm (0.016 μm, 1.6e-5 mm) + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |