From WikiChip
Difference between revisions of "movidius/sabre"
< movidius

 
(2 intermediate revisions by 2 users not shown)
Line 17: Line 17:
 
|process=65 nm
 
|process=65 nm
 
|technology=CMOS
 
|technology=CMOS
 +
|word size=32 bit
 +
|core count=9
 +
|thread count=9
 
}}
 
}}
'''SABRE''' was a test microprocessor designed by [[Movidius]] for the [[acceleration]] of machine vision. The SABRE microprocessor eventually lead to the production definition of the {{movidius|Myriad|Myriad 1}} line of vision accelerators.
+
'''SABRE''' was a test microprocessor designed by [[Movidius]] for the [[acceleration]] of machine vision. SABRE was a modification of the original {{\\|ISAAC}} designed back in 2007 as a game physics accelerator. The SABRE microprocessor eventually lead to the production definition of the {{movidius|Myriad|Myriad 1}} line of vision accelerators.
  
 
== Overview ==
 
== Overview ==
Line 32: Line 35:
 
== References ==
 
== References ==
 
* Tite, Teodor, et al. "moviOS: a Real-Time Multiprocessor Operating System for Multimedia Applications."
 
* Tite, Teodor, et al. "moviOS: a Real-Time Multiprocessor Operating System for Multimedia Applications."
 +
* [https://www.movidius.com/news/happy-10th-birthday-movidius Happy 10th Birthday Movidius]

Latest revision as of 10:31, 11 March 2018

Edit Values
SABRE
General Info
DesignerMovidius
ManufacturerTSMC
Model NumberSABRE
MarketEmbedded, Mobile
General Specs
Frequency180 MHz
Microarchitecture
ISASPARC V8 (SPARC), SHAVE (SHAVE)
MicroarchitectureLEON3, SHAVE v2.0
Process65 nm
TechnologyCMOS
Word Size32 bit
Cores9
Threads9

SABRE was a test microprocessor designed by Movidius for the acceleration of machine vision. SABRE was a modification of the original ISAAC designed back in 2007 as a game physics accelerator. The SABRE microprocessor eventually lead to the production definition of the Myriad 1 line of vision accelerators.

Overview[edit]

SABRE is capable of 20 GLOPS at low 100s mW of power through the use of 9 execution units consisting of a SPARC V8 LEON3 core and 8 additional SHAVE v2.0 cores.

The test platform consisted of a Samsung 6410 daughtercard which incoluded an S3C6410X processor (ARM11) and a Movidius MV0108 SABRE daughtercard which had the SABRE processor.

movidius sabre test board.png

Block diagram[edit]

movidius sabre block diagram.png

References[edit]

full page namemovidius/sabre +
instance ofmicroprocessor +
ldate1900 +