Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "zhaoxin/microarchitectures/zhangjiang"
(Created page with "{{zhaoxin title|ZhangJiang}} {{microarchitecture |atype=CPU |name=WuDaoKou |designer=Zhaoxin |manufacturer=TSMC |introduction=2015 |process=28 nm |cores=2 |cores 2=4 |cores 3=...") |
|||
| (10 intermediate revisions by 3 users not shown) | |||
| Line 1: | Line 1: | ||
| − | {{zhaoxin title|ZhangJiang}} | + | {{zhaoxin title|ZhangJiang|arch}} |
{{microarchitecture | {{microarchitecture | ||
|atype=CPU | |atype=CPU | ||
| − | |name= | + | |name=ZhangJiang |
|designer=Zhaoxin | |designer=Zhaoxin | ||
|manufacturer=TSMC | |manufacturer=TSMC | ||
| Line 21: | Line 21: | ||
}} | }} | ||
'''ZhangJiang''' is the successor to {{via|Isaiah II|l=arch}}, a [[28 nm]] [[x86]] microarchitecture designed by [[Zhaoxin]] for mainstream laptops, desktops, and servers. | '''ZhangJiang''' is the successor to {{via|Isaiah II|l=arch}}, a [[28 nm]] [[x86]] microarchitecture designed by [[Zhaoxin]] for mainstream laptops, desktops, and servers. | ||
| + | |||
| + | == Brands == | ||
| + | {| class="wikitable" | ||
| + | ! Family !! Series !! Description | ||
| + | |- | ||
| + | | {{zhaoxin|KaiXian}} || C/C+ (4000) || Desktop, Laptops | ||
| + | |- | ||
| + | | {{zhaoxin|Kaisheng}} || C+ (4000) || Storage, Servers | ||
| + | |} | ||
| + | |||
| + | == Process Technology == | ||
| + | ZhangJiang is manufactured on [[HLMC]]'s [[28 nm process]]. | ||
| + | |||
| + | == Architecture == | ||
| + | It is believed that this architecture is largely based on VIA's {{via|Isaiah II|l=arch}}. | ||
| + | === Key changes from {{via|Isaiah II|l=arch}} === | ||
| + | * {{via|Advanced Cryptography Engine}} | ||
| + | ** Support for Chinese Hash Algorithms [[SM3]] and [[SM4]] | ||
| + | {{expand list}} | ||
| + | |||
| + | ==== New instructions ==== | ||
| + | ZhangJiang introduced a number of {{x86|extensions|new instructions}}: | ||
| + | |||
| + | * {{x86|SM3|<code>SM3</code>}} - [[Hardware acceleration]] for SM3 hashing operations | ||
| + | * {{x86|SM4|<code>SM4</code>}} - Hardware acceleration for SM4 hashing operations | ||
| + | |||
| + | == Die == | ||
| + | * TSMC's [[28 nm process]] | ||
| + | * 300,000,000 transistors | ||
Latest revision as of 20:12, 15 September 2021
| Edit Values | |
| ZhangJiang µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | Zhaoxin |
| Manufacturer | TSMC |
| Introduction | 2015 |
| Process | 28 nm |
| Core Configs | 2, 4, 8 |
| Pipeline | |
| Type | Superscalar |
| OoOE | Yes |
| Speculative | Yes |
| Reg Renaming | Yes |
| Instructions | |
| ISA | x86-64 |
| Succession | |
ZhangJiang is the successor to Isaiah II, a 28 nm x86 microarchitecture designed by Zhaoxin for mainstream laptops, desktops, and servers.
Contents
Brands[edit]
| Family | Series | Description |
|---|---|---|
| KaiXian | C/C+ (4000) | Desktop, Laptops |
| Kaisheng | C+ (4000) | Storage, Servers |
Process Technology[edit]
ZhangJiang is manufactured on HLMC's 28 nm process.
Architecture[edit]
It is believed that this architecture is largely based on VIA's Isaiah II.
Key changes from Isaiah II[edit]
This list is incomplete; you can help by expanding it.
New instructions[edit]
ZhangJiang introduced a number of new instructions:
-
SM3- Hardware acceleration for SM3 hashing operations -
SM4- Hardware acceleration for SM4 hashing operations
Die[edit]
- TSMC's 28 nm process
- 300,000,000 transistors
Facts about "ZhangJiang - Microarchitectures - Zhaoxin"
| codename | ZhangJiang + |
| core count | 2 +, 4 + and 8 + |
| designer | Zhaoxin + |
| first launched | 2015 + |
| full page name | zhaoxin/microarchitectures/zhangjiang + |
| instance of | microarchitecture + |
| instruction set architecture | x86-64 + |
| manufacturer | TSMC + |
| microarchitecture type | CPU + |
| name | ZhangJiang + |
| process | 28 nm (0.028 μm, 2.8e-5 mm) + |