From WikiChip
Difference between revisions of "intel/xeon silver/4214"
(5 intermediate revisions by the same user not shown) | |||
Line 9: | Line 9: | ||
|part number 2=BX806954214 | |part number 2=BX806954214 | ||
|s-spec=SRFB9 | |s-spec=SRFB9 | ||
+ | |s-spec qs=QRG6 | ||
|market=Server | |market=Server | ||
|first announced=April 2, 2019 | |first announced=April 2, 2019 | ||
Line 27: | Line 28: | ||
|core name=Cascade Lake SP | |core name=Cascade Lake SP | ||
|core family=6 | |core family=6 | ||
− | |core stepping=L1 | + | |core stepping=L0 |
+ | |core stepping 2=L1 | ||
|process=14 nm | |process=14 nm | ||
|technology=CMOS | |technology=CMOS | ||
Line 33: | Line 35: | ||
|core count=12 | |core count=12 | ||
|thread count=24 | |thread count=24 | ||
+ | |max memory=1 TiB | ||
|max cpus=2 | |max cpus=2 | ||
+ | |smp interconnect=UPI | ||
+ | |smp interconnect links=2 | ||
+ | |smp interconnect rate=9.6 GT/s | ||
|tdp=85 W | |tdp=85 W | ||
|tcase min=0 °C | |tcase min=0 °C | ||
|tcase max=77 °C | |tcase max=77 °C | ||
|package name 1=intel,fclga_3647 | |package name 1=intel,fclga_3647 | ||
+ | |predecessor=Xeon Silver 4114 | ||
+ | |predecessor link=intel/xeon silver/4114 | ||
}} | }} | ||
'''Xeon Silver 4214''' is a {{arch|64}} [[dodeca-core]] [[x86]] mid-range performance server microprocessor introduced by [[Intel]] in early [[2019]]. The Silver 4214 is based on the {{intel|Cascade Lake|l=arch}} microarchitecture and is manufactured on a [[14 nm process]]. This chip supports dual-way multiprocessing, sports one {{x86|AVX-512}} [[FMA]] units as well as two {{intel|Ultra Path Interconnect|UPI}} links. This microprocessor supports up 1 TiB of hexa-channel DDR4-2400 memory, operates at 2.2 GHz with a TDP of 85 W and features a {{intel|turbo boost}} frequency of up to 3.2 GHz. | '''Xeon Silver 4214''' is a {{arch|64}} [[dodeca-core]] [[x86]] mid-range performance server microprocessor introduced by [[Intel]] in early [[2019]]. The Silver 4214 is based on the {{intel|Cascade Lake|l=arch}} microarchitecture and is manufactured on a [[14 nm process]]. This chip supports dual-way multiprocessing, sports one {{x86|AVX-512}} [[FMA]] units as well as two {{intel|Ultra Path Interconnect|UPI}} links. This microprocessor supports up 1 TiB of hexa-channel DDR4-2400 memory, operates at 2.2 GHz with a TDP of 85 W and features a {{intel|turbo boost}} frequency of up to 3.2 GHz. | ||
Line 171: | Line 179: | ||
|osguard=No | |osguard=No | ||
|intqat=No | |intqat=No | ||
− | |dlboost= | + | |dlboost=Yes |
|3dnow=No | |3dnow=No | ||
|e3dnow=No | |e3dnow=No | ||
Line 190: | Line 198: | ||
|amdpb2=No | |amdpb2=No | ||
|amdpbod=No | |amdpbod=No | ||
+ | }} | ||
+ | |||
+ | == Frequencies == | ||
+ | {{see also|intel/frequency_behavior|l1=Intel's CPU Frequency Behavior}} | ||
+ | {{frequency table | ||
+ | |freq_base=2,200MHz | ||
+ | |freq_1=3,200MHz | ||
+ | |freq_2=3,200MHz | ||
+ | |freq_3=3,000MHz | ||
+ | |freq_4=3,000MHz | ||
+ | |freq_5=2,900MHz | ||
+ | |freq_6=2,900MHz | ||
+ | |freq_7=2,900MHz | ||
+ | |freq_8=2,900MHz | ||
+ | |freq_9=2,700MHz | ||
+ | |freq_10=2,700MHz | ||
+ | |freq_11=2,700MHz | ||
+ | |freq_12=2,700MHz | ||
+ | |freq_avx2_base=1,800MHz | ||
+ | |freq_avx2_1=3,100MHz | ||
+ | |freq_avx2_2=3,100MHz | ||
+ | |freq_avx2_3=2,900MHz | ||
+ | |freq_avx2_4=2,900MHz | ||
+ | |freq_avx2_5=2,800MHz | ||
+ | |freq_avx2_6=2,800MHz | ||
+ | |freq_avx2_7=2,800MHz | ||
+ | |freq_avx2_8=2,800MHz | ||
+ | |freq_avx2_9=2,400MHz | ||
+ | |freq_avx2_10=2,400MHz | ||
+ | |freq_avx2_11=2,400MHz | ||
+ | |freq_avx2_12=2,400MHz | ||
+ | |freq_avx512_base=1,300MHz | ||
+ | |freq_avx512_1=2,000MHz | ||
+ | |freq_avx512_2=2,000MHz | ||
+ | |freq_avx512_3=1,800MHz | ||
+ | |freq_avx512_4=1,800MHz | ||
+ | |freq_avx512_5=1,700MHz | ||
+ | |freq_avx512_6=1,700MHz | ||
+ | |freq_avx512_7=1,700MHz | ||
+ | |freq_avx512_8=1,700MHz | ||
+ | |freq_avx512_9=1,600MHz | ||
+ | |freq_avx512_10=1,600MHz | ||
+ | |freq_avx512_11=1,600MHz | ||
+ | |freq_avx512_12=1,600MHz | ||
}} | }} |
Latest revision as of 12:16, 29 December 2019
Edit Values | |
Xeon Silver 4214 | |
![]() | |
General Info | |
Designer | Intel |
Manufacturer | Intel |
Model Number | 4214 |
Part Number | CD8069504212601, BX806954214 |
S-Spec | SRFB9 QRG6 (QS) |
Market | Server |
Introduction | April 2, 2019 (announced) April 2, 2019 (launched) |
Release Price | $694.00 (tray) $704.00 (box) |
Shop | Amazon |
General Specs | |
Family | Xeon Silver |
Series | 4200 |
Locked | Yes |
Frequency | 2,200 MHz |
Turbo Frequency | 3,200 MHz (1 core) |
Clock multiplier | 22 |
Microarchitecture | |
ISA | x86-64 (x86) |
Microarchitecture | Cascade Lake |
Platform | Purley |
Chipset | Lewisburg |
Core Name | Cascade Lake SP |
Core Family | 6 |
Core Stepping | L0, L1 |
Process | 14 nm |
Technology | CMOS |
Word Size | 64 bit |
Cores | 12 |
Threads | 24 |
Max Memory | 1 TiB |
Multiprocessing | |
Max SMP | 2-Way (Multiprocessor) |
Interconnect | UPI |
Interconnect Links | 2 |
Interconnect Rate | 9.6 GT/s |
Electrical | |
TDP | 85 W |
Tcase | 0 °C – 77 °C |
Packaging | |
Package | FCLGA-3647 (FCLGA) |
Dimension | 76.16 mm × 56.6 mm |
Pitch | 0.8585 mm × 0.9906 mm |
Contacts | 3647 |
Socket | Socket P, LGA-3647 |
Succession | |
Xeon Silver 4214 is a 64-bit dodeca-core x86 mid-range performance server microprocessor introduced by Intel in early 2019. The Silver 4214 is based on the Cascade Lake microarchitecture and is manufactured on a 14 nm process. This chip supports dual-way multiprocessing, sports one AVX-512 FMA units as well as two UPI links. This microprocessor supports up 1 TiB of hexa-channel DDR4-2400 memory, operates at 2.2 GHz with a TDP of 85 W and features a turbo boost frequency of up to 3.2 GHz.
Cache[edit]
- Main article: Cascade Lake § Cache
![]() |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||||||||||||||
|
Memory controller[edit]
![]() |
Integrated Memory Controller
|
|||||||||||||
|
Expansions[edit]
![]() |
Expansion Options |
||||
|
Features[edit]
[Edit/Modify Supported Features]
Frequencies[edit]
- See also: Intel's CPU Frequency Behavior
Mode | Base | Turbo Frequency/Active Cores | |||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|
1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | ||
Normal | 2,200MHz | 3,200MHz | 3,200MHz | 3,000MHz | 3,000MHz | 2,900MHz | 2,900MHz | 2,900MHz | 2,900MHz | 2,700MHz | 2,700MHz | 2,700MHz | 2,700MHz |
AVX2 | 1,800MHz | 3,100MHz | 3,100MHz | 2,900MHz | 2,900MHz | 2,800MHz | 2,800MHz | 2,800MHz | 2,800MHz | 2,400MHz | 2,400MHz | 2,400MHz | 2,400MHz |
AVX512 | 1,300MHz | 2,000MHz | 2,000MHz | 1,800MHz | 1,800MHz | 1,700MHz | 1,700MHz | 1,700MHz | 1,700MHz | 1,600MHz | 1,600MHz | 1,600MHz | 1,600MHz |
Facts about "Xeon Silver 4214 - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Xeon Silver 4214 - Intel#pcie + |
base frequency | 2,200 MHz (2.2 GHz, 2,200,000 kHz) + |
chipset | Lewisburg + |
clock multiplier | 22 + |
core count | 12 + |
core family | 6 + |
core name | Cascade Lake SP + |
core stepping | L0 + and L1 + |
designer | Intel + |
family | Xeon Silver + |
first announced | April 2, 2019 + |
first launched | April 2, 2019 + |
full page name | intel/xeon silver/4214 + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has advanced vector extensions 512 | true + |
has ecc memory support | true + |
has extended page tables support | true + |
has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Vector Extensions 512 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Speed Shift Technology +, Trusted Execution Technology +, Intel vPro Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables +, Transactional Synchronization Extensions + and Deep Learning Boost + |
has intel deep learning boost | true + |
has intel enhanced speedstep technology | true + |
has intel speed shift technology | true + |
has intel trusted execution technology | true + |
has intel turbo boost technology 2 0 | true + |
has intel vpro technology | true + |
has intel vt-d technology | true + |
has intel vt-x technology | true + |
has locked clock multiplier | true + |
has second level address translation support | true + |
has simultaneous multithreading | true + |
has transactional synchronization extensions | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
isa | x86-64 + |
isa family | x86 + |
l1$ size | 768 KiB (786,432 B, 0.75 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 384 KiB (393,216 B, 0.375 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 384 KiB (393,216 B, 0.375 MiB) + |
l2$ description | 16-way set associative + |
l2$ size | 12 MiB (12,288 KiB, 12,582,912 B, 0.0117 GiB) + |
l3$ description | 11-way set associative + |
l3$ size | 16.5 MiB (16,896 KiB, 17,301,504 B, 0.0161 GiB) + |
ldate | April 2, 2019 + |
main image | ![]() |
manufacturer | Intel + |
market segment | Server + |
max case temperature | 350.15 K (77 °C, 170.6 °F, 630.27 °R) + |
max cpu count | 2 + |
max memory | 1,048,576 MiB (1,073,741,824 KiB, 1,099,511,627,776 B, 1,024 GiB, 1 TiB) + |
max memory bandwidth | 107.3 GiB/s (109,875.2 MiB/s, 115.212 GB/s, 115,212.498 MB/s, 0.105 TiB/s, 0.115 TB/s) + |
max memory channels | 6 + |
microarchitecture | Cascade Lake + |
min case temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
model number | 4214 + |
name | Xeon Silver 4214 + |
package | FCLGA-3647 + |
part number | CD8069504212601 + and BX806954214 + |
platform | Purley + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
release price | $ 694.00 (€ 624.60, £ 562.14, ¥ 71,711.02) + and $ 704.00 (€ 633.60, £ 570.24, ¥ 72,744.32) + |
release price (box) | $ 704.00 (€ 633.60, £ 570.24, ¥ 72,744.32) + |
release price (tray) | $ 694.00 (€ 624.60, £ 562.14, ¥ 71,711.02) + |
s-spec | SRFB9 + |
s-spec (qs) | QRG6 + |
series | 4200 + |
smp interconnect | UPI + |
smp interconnect links | 2 + |
smp interconnect rate | 9.6 GT/s + |
smp max ways | 2 + |
socket | Socket P + and LGA-3647 + |
supported memory type | DDR4-2400 + |
tdp | 85 W (85,000 mW, 0.114 hp, 0.085 kW) + |
technology | CMOS + |
thread count | 24 + |
turbo frequency (1 core) | 3,200 MHz (3.2 GHz, 3,200,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |