From WikiChip
Xeon Silver 4114 - Intel
< intel‎ | xeon silver

Edit Values
Xeon Silver 4114
skylake sp (basic).png
General Info
DesignerIntel
ManufacturerIntel
Model Number4114
Part NumberBX806734114, CD8067303561800
S-SpecSR3GK
QN0B (QS)
MarketServer
IntroductionJuly 11, 2017 (announced)
July 11, 2017 (launched)
Release Price$694.00
General Specs
FamilyXeon Silver
Series4000
LockedYes
Frequency2,200 MHz
Turbo Frequency3,000 MHz (1 core)
Clock multiplier22
CPUID0x50654
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureSkylake (server)
PlatformPurley
ChipsetLewisburg
Core NameSkylake SP
Core Family6
Core SteppingU0
Process14 nm
TechnologyCMOS
Word Size64 bit
Cores10
Threads20
Max CPUs2 (Multiprocessor)
Max Memory768 GiB
Electrical
TDP85 W
Tcase0 °C – 78 °C
TDTS0 °C – 89 °C
Packaging
PackageFCLGA-3647 (FCLGA)
Dimension76.16 mm x 56.6 mm
Pitch0.8585 mm x 0.9906 mm
Ball Count3647
SocketLGA-3647 (Socket P-2016)

Xeon Silver 4114 is a 64-bit deca-core x86 dual-socket mid-range performance server microprocessor introduced by Intel in mid-2017. The Silver 4114, which is based on the server configuration of the Skylake microarchitecture and is manufactured on a 14 nm process, sports 1 AVX-512 FMA unit as well as two Ultra Path Interconnect links. This microprocessor, which operates at 2.2 GHz with a TDP of 85 W and a turbo boost frequency of up to 3 GHz, supports up 768 GiB of hexa-channel DDR4-2400 ECC memory.

Cache[edit]

Main article: Skylake § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$640 KiB
0.625 MiB
655,360 B
6.103516e-4 GiB
L1I$320 KiB
0.313 MiB
327,680 B
3.051758e-4 GiB
10x32 KiB8-way set associative 
L1D$320 KiB
0.313 MiB
327,680 B
3.051758e-4 GiB
10x32 KiB8-way set associativewrite-back

L2$10 MiB
10,240 KiB
10,485,760 B
0.00977 GiB
  10x1 MiB16-way set associativewrite-back

L3$13.75 MiB
14,080 KiB
14,417,920 B
0.0134 GiB
  10x1.375 MiB11-way set associativewrite-back

Memory controller[edit]

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR4-2400
Supports ECCYes
Max Mem768 GiB
Controllers2
Channels6
Max Bandwidth107.3 GiB/s
Bandwidth
Single 17.88 GiB/s
Double 35.76 GiB/s
Quad 71.53 GiB/s
Hexa 107.3 GiB/s

Expansions[edit]

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIe
Revision3.0
Max Lanes48
Configsx16, x8, x4

Features[edit]

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported x86 Extensions & Processor Features
MMXMMX Extension
EMMXExtended MMX Extension
SSEStreaming SIMD Extensions
SSE2Streaming SIMD Extensions 2
SSE3Streaming SIMD Extensions 3
SSSE3Supplemental SSE3
SSE4.1Streaming SIMD Extensions 4.1
SSE4.2Streaming SIMD Extensions 4.2
AVXAdvanced Vector Extensions
AVX2Advanced Vector Extensions 2
AVX-512Advanced Vector 512-bit
AVX512FAVX-512 Foundation
AVX512CDAVX-512 Conflict Detection
AVX512BWAVX-512 Byte and Word
AVX512DQAVX-512 Double and Quad
AVX512VLAVX-512 Vector Length
ABMAdvanced Bit Manipulation
BMI1Bit Manipulation Instruction Set 1
BMI2Bit Manipulation Instruction Set 2
FMA33-Operand Fused-Multiply-Add
AESAES Encryption Instructions
RdRandHardware RNG
ADXMulti-Precision Add-Carry
CLMULCarry-less Multiplication Extension
F16C16-bit Floating Point Conversion
x86-1616-bit x86
x86-3232-bit x86
x86-6464-bit x86
RealReal Mode
ProtectedProtected Mode
SMMSystem Management Mode
FPUIntegrated x87 FPU
NXNo-eXecute
HTHyper-Threading
TBT 2.0Turbo Boost Technology 2.0
EISTEnhanced SpeedStep Technology
SSTSpeed Shift Technology
TXTTrusted Execution Technology (SMX)
vProIntel vPro
VT-xVT-x (Virtualization)
EPTExtended Page Tables (SLAT)
TSXTransactional Synchronization Extensions
VMDVolume Management Device
NMNode Manager
KPTKey Protection Technology
PTTPlatform Trust Technology
MBE CtrlMode-Based Execute Control

Frequencies[edit]

See also: Intel's CPU Frequency Behavior

[Modify Frequency Info]

ModeBaseTurbo Frequency/Active Cores
12345678910
Normal2,200 MHz3,000 MHz3,000 MHz2,800 MHz2,800 MHz2,700 MHz2,700 MHz2,700 MHz2,700 MHz2,500 MHz2,500 MHz
AVX21,800 MHz2,900 MHz2,900 MHz2,700 MHz2,700 MHz2,300 MHz2,300 MHz2,300 MHz2,300 MHz2,200 MHz2,200 MHz
AVX5121,100 MHz1,800 MHz1,800 MHz1,600 MHz1,600 MHz1,500 MHz1,500 MHz1,500 MHz1,500 MHz1,400 MHz1,400 MHz
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Xeon Silver 4114 - Intel#package +
base frequency2,200 MHz (2.2 GHz, 2,200,000 kHz) +
chipsetLewisburg +
clock multiplier22 +
core count10 +
core family6 +
core nameSkylake SP +
core steppingU0 +
cpuid0x50654 +
designerIntel +
familyXeon Silver +
first announcedJuly 11, 2017 +
first launchedJuly 11, 2017 +
full page nameintel/xeon silver/4114 +
has advanced vector extensionstrue +
has advanced vector extensions 2true +
has ecc memory supporttrue +
has extended page tables supporttrue +
has featureAdvanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Speed Shift Technology +, Trusted Execution Technology +, Intel vPro Technology +, Intel VT-x + and Transactional Synchronization Extensions +
has intel enhanced speedstep technologytrue +
has intel speed shift technologytrue +
has intel trusted execution technologytrue +
has intel turbo boost technology 2 0true +
has intel vpro technologytrue +
has intel vt-x technologytrue +
has locked clock multipliertrue +
has second level address translation supporttrue +
has simultaneous multithreadingtrue +
has transactional synchronization extensionstrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
isax86-64 +
isa familyx86 +
l1$ size0.625 MiB (640 KiB, 655,360 B, 6.103516e-4 GiB) +
l1d$ description8-way set associative +
l1d$ size0.313 MiB (320 KiB, 327,680 B, 3.051758e-4 GiB) +
l1i$ description8-way set associative +
l1i$ size0.313 MiB (320 KiB, 327,680 B, 3.051758e-4 GiB) +
l2$ description16-way set associative +
l2$ size10 MiB (10,240 KiB, 10,485,760 B, 0.00977 GiB) +
l3$ description11-way set associative +
l3$ size13.75 MiB (14,080 KiB, 14,417,920 B, 0.0134 GiB) +
ldateJuly 11, 2017 +
main imageFile:skylake sp (basic).png +
manufacturerIntel +
market segmentServer +
max case temperature351.15 K (78 °C, 172.4 °F, 632.07 °R) +
max cpu count2 +
max dts temperature89 °C +
max memory786,432 MiB (805,306,368 KiB, 824,633,720,832 B, 768 GiB, 0.75 TiB) +
max pcie lanes48 +
microarchitectureSkylake (server) +
min case temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
min dts temperature0 °C +
model number4114 +
nameXeon Silver 4114 +
packageFCLGA-3647 +
part numberBX806734114 + and CD8067303561800 +
platformPurley +
process14 nm (0.014 μm, 1.4e-5 mm) +
release price$ 694.00 (€ 624.60, £ 562.14, ¥ 71,711.02) +
s-specSR3GK +
s-spec (qs)QN0B +
series4000 +
socketSocket P-2016 +
supported memory typeDDR4-2400 +
tdp85 W (85,000 mW, 0.114 hp, 0.085 kW) +
technologyCMOS +
thread count20 +
turbo frequency (1 core)3,000 MHz (3 GHz, 3,000,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +