From WikiChip
Difference between revisions of "intel/xeon silver/4114"
| (11 intermediate revisions by 4 users not shown) | |||
| Line 1: | Line 1: | ||
{{intel title|Xeon Silver 4114}} | {{intel title|Xeon Silver 4114}} | ||
| − | {{ | + | {{chip |
|name=Xeon Silver 4114 | |name=Xeon Silver 4114 | ||
|image=skylake sp (basic).png | |image=skylake sp (basic).png | ||
| Line 23: | Line 23: | ||
|isa=x86-64 | |isa=x86-64 | ||
|isa family=x86 | |isa family=x86 | ||
| − | |microarch=Skylake | + | |microarch=Skylake (server) |
|platform=Purley | |platform=Purley | ||
|chipset=Lewisburg | |chipset=Lewisburg | ||
| Line 34: | Line 34: | ||
|core count=10 | |core count=10 | ||
|thread count=20 | |thread count=20 | ||
| + | |max memory=768 GiB | ||
|max cpus=2 | |max cpus=2 | ||
| − | | | + | |smp interconnect=UPI |
| + | |smp interconnect links=2 | ||
| + | |smp interconnect rate=9.6 GT/s | ||
|tdp=85 W | |tdp=85 W | ||
|tcase min=0 °C | |tcase min=0 °C | ||
|tcase max=78 °C | |tcase max=78 °C | ||
| − | |package | + | |dts min=0 °C |
| + | |dts max=89 °C | ||
| + | |package name 1=intel,fclga_3647 | ||
| + | |successor=Xeon Silver 4214 | ||
| + | |successor link=intel/xeon_silver/4214 | ||
}} | }} | ||
| − | '''Xeon Silver 4114''' is a {{arch|64}} [[deca-core]] [[x86]] dual-socket mid-range performance server microprocessor introduced by [[Intel]] in mid-2017. The Silver 4114, which is based on the server configuration of the {{intel|Skylake|l=arch}} microarchitecture and is manufactured on a [[14 nm process]], sports 1 {{x86|AVX-512}} [[FMA]] unit as well as two {{intel|Ultra Path Interconnect}} links. This microprocessor, which operates at 2.2 GHz with a TDP of 85 W and a {{intel|turbo boost}} frequency of up to 3 GHz, supports up 768 GiB of hexa-channel DDR4-2400 ECC memory. | + | '''Xeon Silver 4114''' is a {{arch|64}} [[deca-core]] [[x86]] dual-socket mid-range performance server microprocessor introduced by [[Intel]] in mid-2017. The Silver 4114, which is based on the server configuration of the {{intel|Skylake (server)|Skylake|l=arch}} microarchitecture and is manufactured on a [[14 nm process]], sports 1 {{x86|AVX-512}} [[FMA]] unit as well as two {{intel|Ultra Path Interconnect}} links. This microprocessor, which operates at 2.2 GHz with a TDP of 85 W and a {{intel|turbo boost}} frequency of up to 3 GHz, supports up 768 GiB of hexa-channel DDR4-2400 ECC memory. |
== Cache == | == Cache == | ||
| − | {{main|intel/microarchitectures/ | + | {{main|intel/microarchitectures/skylake_(server)#Memory_Hierarchy|l1=Skylake § Cache}} |
{{cache size | {{cache size | ||
|l1 cache=640 KiB | |l1 cache=640 KiB | ||
| Line 215: | Line 222: | ||
|freq_avx512_10=1,400 MHz | |freq_avx512_10=1,400 MHz | ||
}} | }} | ||
| + | |||
| + | == Benchmarks == | ||
| + | {{benchmarks main | ||
| + | | | ||
| + | {{benchmark entry|type=spec_cpu2017|test_link=https://www.spec.org/cpu2017/results/res2017q4/cpu2017-20171031-00326.html|test_timestamp=2017-10-17 08:23:42-0400|chip_count=2|core_count=20|thread_count=20|vendor=HPE|system=ProLiant DL380 Gen10 (2.20 GHz, Intel Xeon Silver 4114)|SPECspeed2017_int_base=7.01|SPECspeed2017_int_peak=}} | ||
| + | {{benchmark entry|type=spec_cpu2017|test_link=https://www.spec.org/cpu2017/results/res2017q4/cpu2017-20171031-00333.html|test_timestamp=2017-10-26 01:41:42-0400|chip_count=2|core_count=20|copies_count=40|vendor=HPE|system=ProLiant DL380 Gen10 (2.20 GHz, Intel Xeon Silver 4114)|SPECrate2017_int_base=93.6|SPECrate2017_int_peak=}} | ||
| + | {{benchmark entry|type=spec_cpu2017|test_link=https://www.spec.org/cpu2017/results/res2017q4/cpu2017-20171031-00338.html|test_timestamp=2017-10-17 22:03:23-0400|chip_count=2|core_count=20|copies_count=40|vendor=HPE|system=ProLiant DL360 Gen10 (2.20 GHz, Intel Xeon Silver 4114)|SPECrate2017_int_base=93.2|SPECrate2017_int_peak=}} | ||
| + | {{benchmark entry|type=spec_cpu2017|test_link=https://www.spec.org/cpu2017/results/res2017q4/cpu2017-20171031-00354.html|test_timestamp=2017-10-18 03:36:57-0400|chip_count=2|core_count=20|copies_count=40|vendor=HPE|system=ProLiant DL360 Gen10 (2.20 GHz, Intel Xeon Silver 4114)|SPECrate2017_fp_base=99.6|SPECrate2017_fp_peak=}} | ||
| + | {{benchmark entry|type=spec_cpu2017|test_link=https://www.spec.org/cpu2017/results/res2017q4/cpu2017-20171031-00449.html|test_timestamp=2017-10-19 10:19:34-0400|chip_count=2|core_count=20|thread_count=20|vendor=HPE|system=ProLiant DL360 Gen10 (2.20 GHz, Intel Xeon Silver 4114)|SPECspeed2017_int_base=7.02|SPECspeed2017_int_peak=}} | ||
| + | {{benchmark entry|type=spec_cpu2017|test_link=https://www.spec.org/cpu2017/results/res2017q4/cpu2017-20171031-00450.html|test_timestamp=2017-10-19 13:31:15-0400|chip_count=2|core_count=20|thread_count=20|vendor=HPE|system=ProLiant DL360 Gen10 (2.20 GHz, Intel Xeon Silver 4114)|SPECspeed2017_fp_base=68.4|SPECspeed2017_fp_peak=}} | ||
| + | {{benchmark entry|type=spec_cpu2017|test_link=https://www.spec.org/cpu2017/results/res2017q4/cpu2017-20171031-00459.html|test_timestamp=2017-10-26 07:13:35-0400|chip_count=2|core_count=20|copies_count=40|vendor=HPE|system=ProLiant DL380 Gen10 (2.20 GHz, Intel Xeon Silver 4114)|SPECrate2017_fp_base=104|SPECrate2017_fp_peak=}} | ||
| + | {{benchmark entry|type=spec_cpu2017|test_link=https://www.spec.org/cpu2017/results/res2017q4/cpu2017-20171031-00477.html|test_timestamp=2017-10-17 11:35:31-0400|chip_count=2|core_count=20|thread_count=20|vendor=HPE|system=ProLiant DL380 Gen10 (2.20 GHz, Intel Xeon Silver 4114)|SPECspeed2017_fp_base=70.2|SPECspeed2017_fp_peak=}} | ||
| + | }} | ||
| + | |||
| + | [[Category:microprocessor models by intel based on skylake low core count die]] | ||
Latest revision as of 12:16, 29 December 2019
| Edit Values | |
| Xeon Silver 4114 | |
| General Info | |
| Designer | Intel |
| Manufacturer | Intel |
| Model Number | 4114 |
| Part Number | BX806734114, CD8067303561800 |
| S-Spec | SR3GK QN0B (QS) |
| Market | Server |
| Introduction | July 11, 2017 (announced) July 11, 2017 (launched) |
| Release Price | $694.00 |
| Shop | Amazon |
| General Specs | |
| Family | Xeon Silver |
| Series | 4000 |
| Locked | Yes |
| Frequency | 2,200 MHz |
| Turbo Frequency | 3,000 MHz (1 core) |
| Clock multiplier | 22 |
| CPUID | 0x50654 |
| Microarchitecture | |
| ISA | x86-64 (x86) |
| Microarchitecture | Skylake (server) |
| Platform | Purley |
| Chipset | Lewisburg |
| Core Name | Skylake SP |
| Core Family | 6 |
| Core Stepping | U0 |
| Process | 14 nm |
| Technology | CMOS |
| Word Size | 64 bit |
| Cores | 10 |
| Threads | 20 |
| Max Memory | 768 GiB |
| Multiprocessing | |
| Max SMP | 2-Way (Multiprocessor) |
| Interconnect | UPI |
| Interconnect Links | 2 |
| Interconnect Rate | 9.6 GT/s |
| Electrical | |
| TDP | 85 W |
| Tcase | 0 °C – 78 °C |
| TDTS | 0 °C – 89 °C |
| Packaging | |
| Package | FCLGA-3647 (FCLGA) |
| Dimension | 76.16 mm × 56.6 mm |
| Pitch | 0.8585 mm × 0.9906 mm |
| Contacts | 3647 |
| Socket | Socket P, LGA-3647 |
| Succession | |
Xeon Silver 4114 is a 64-bit deca-core x86 dual-socket mid-range performance server microprocessor introduced by Intel in mid-2017. The Silver 4114, which is based on the server configuration of the Skylake microarchitecture and is manufactured on a 14 nm process, sports 1 AVX-512 FMA unit as well as two Ultra Path Interconnect links. This microprocessor, which operates at 2.2 GHz with a TDP of 85 W and a turbo boost frequency of up to 3 GHz, supports up 768 GiB of hexa-channel DDR4-2400 ECC memory.
Cache[edit]
- Main article: Skylake § Cache
|
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||||||||||||
Memory controller[edit]
|
Integrated Memory Controller
|
||||||||||||||
|
||||||||||||||
Expansions[edit]
|
Expansion Options
|
||||||||
|
||||||||
Features[edit]
[Edit/Modify Supported Features]
Frequencies[edit]
- See also: Intel's CPU Frequency Behavior
| Mode | Base | Turbo Frequency/Active Cores | |||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|
| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | ||
| Normal | 2,200 MHz | 3,000 MHz | 3,000 MHz | 2,800 MHz | 2,800 MHz | 2,700 MHz | 2,700 MHz | 2,700 MHz | 2,700 MHz | 2,500 MHz | 2,500 MHz |
| AVX2 | 1,800 MHz | 2,900 MHz | 2,900 MHz | 2,700 MHz | 2,700 MHz | 2,300 MHz | 2,300 MHz | 2,300 MHz | 2,300 MHz | 2,200 MHz | 2,200 MHz |
| AVX512 | 1,100 MHz | 1,800 MHz | 1,800 MHz | 1,600 MHz | 1,600 MHz | 1,500 MHz | 1,500 MHz | 1,500 MHz | 1,500 MHz | 1,400 MHz | 1,400 MHz |
Benchmarks[edit]
Test: SPEC CPU2017
Tested: 2017-10-17 08:23:42-0400
Chips: 2, Cores: 20, Threads: 20
Vendor: HPE
System: ProLiant DL380 Gen10 (2.20 GHz, Intel Xeon Silver 4114)
Tested: 2017-10-17 08:23:42-0400
Chips: 2, Cores: 20, Threads: 20
System: ProLiant DL380 Gen10 (2.20 GHz, Intel Xeon Silver 4114)
SPECspeed2017_int_base: 7.01
Test: SPEC CPU2017
Tested: 2017-10-26 01:41:42-0400
Chips: 2, Cores: 20, Copies: 40
Vendor: HPE
System: ProLiant DL380 Gen10 (2.20 GHz, Intel Xeon Silver 4114)
Tested: 2017-10-26 01:41:42-0400
Chips: 2, Cores: 20, Copies: 40
System: ProLiant DL380 Gen10 (2.20 GHz, Intel Xeon Silver 4114)
SPECrate2017_int_base: 93.6
Test: SPEC CPU2017
Tested: 2017-10-17 22:03:23-0400
Chips: 2, Cores: 20, Copies: 40
Vendor: HPE
System: ProLiant DL360 Gen10 (2.20 GHz, Intel Xeon Silver 4114)
Tested: 2017-10-17 22:03:23-0400
Chips: 2, Cores: 20, Copies: 40
System: ProLiant DL360 Gen10 (2.20 GHz, Intel Xeon Silver 4114)
SPECrate2017_int_base: 93.2
Test: SPEC CPU2017
Tested: 2017-10-18 03:36:57-0400
Chips: 2, Cores: 20, Copies: 40
Vendor: HPE
System: ProLiant DL360 Gen10 (2.20 GHz, Intel Xeon Silver 4114)
Tested: 2017-10-18 03:36:57-0400
Chips: 2, Cores: 20, Copies: 40
System: ProLiant DL360 Gen10 (2.20 GHz, Intel Xeon Silver 4114)
SPECrate2017_fp_base: 99.6
Test: SPEC CPU2017
Tested: 2017-10-19 10:19:34-0400
Chips: 2, Cores: 20, Threads: 20
Vendor: HPE
System: ProLiant DL360 Gen10 (2.20 GHz, Intel Xeon Silver 4114)
Tested: 2017-10-19 10:19:34-0400
Chips: 2, Cores: 20, Threads: 20
System: ProLiant DL360 Gen10 (2.20 GHz, Intel Xeon Silver 4114)
SPECspeed2017_int_base: 7.02
Test: SPEC CPU2017
Tested: 2017-10-19 13:31:15-0400
Chips: 2, Cores: 20, Threads: 20
Vendor: HPE
System: ProLiant DL360 Gen10 (2.20 GHz, Intel Xeon Silver 4114)
Tested: 2017-10-19 13:31:15-0400
Chips: 2, Cores: 20, Threads: 20
System: ProLiant DL360 Gen10 (2.20 GHz, Intel Xeon Silver 4114)
SPECspeed2017_fp_base: 68.4
Test: SPEC CPU2017
Tested: 2017-10-26 07:13:35-0400
Chips: 2, Cores: 20, Copies: 40
Vendor: HPE
System: ProLiant DL380 Gen10 (2.20 GHz, Intel Xeon Silver 4114)
Tested: 2017-10-26 07:13:35-0400
Chips: 2, Cores: 20, Copies: 40
System: ProLiant DL380 Gen10 (2.20 GHz, Intel Xeon Silver 4114)
SPECrate2017_fp_base: 104
Test: SPEC CPU2017
Tested: 2017-10-17 11:35:31-0400
Chips: 2, Cores: 20, Threads: 20
Vendor: HPE
System: ProLiant DL380 Gen10 (2.20 GHz, Intel Xeon Silver 4114)
Tested: 2017-10-17 11:35:31-0400
Chips: 2, Cores: 20, Threads: 20
System: ProLiant DL380 Gen10 (2.20 GHz, Intel Xeon Silver 4114)
SPECspeed2017_fp_base: 70.2
Facts about "Xeon Silver 4114 - Intel"
| Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Xeon Silver 4114 - Intel#io +, Xeon Silver 4114 - Intel +, Xeon Silver 4114 - Intel +, Xeon Silver 4114 - Intel +, Xeon Silver 4114 - Intel +, Xeon Silver 4114 - Intel +, Xeon Silver 4114 - Intel +, Xeon Silver 4114 - Intel + and Xeon Silver 4114 - Intel + |
| base frequency | 2,200 MHz (2.2 GHz, 2,200,000 kHz) + |
| chipset | Lewisburg + |
| clock multiplier | 22 + |
| core count | 10 + |
| core family | 6 + |
| core name | Skylake SP + |
| core stepping | U0 + |
| cpuid | 0x50654 + |
| designer | Intel + |
| family | Xeon Silver + |
| first announced | July 11, 2017 + |
| first launched | July 11, 2017 + |
| full page name | intel/xeon silver/4114 + |
| has advanced vector extensions | true + |
| has advanced vector extensions 2 | true + |
| has advanced vector extensions 512 | true + |
| has ecc memory support | true + |
| has extended page tables support | true + |
| has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Vector Extensions 512 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Speed Shift Technology +, Trusted Execution Technology +, Intel vPro Technology +, Intel VT-x +, Extended Page Tables + and Transactional Synchronization Extensions + |
| has intel enhanced speedstep technology | true + |
| has intel speed shift technology | true + |
| has intel trusted execution technology | true + |
| has intel turbo boost technology 2 0 | true + |
| has intel vpro technology | true + |
| has intel vt-x technology | true + |
| has locked clock multiplier | true + |
| has second level address translation support | true + |
| has simultaneous multithreading | true + |
| has transactional synchronization extensions | true + |
| has x86 advanced encryption standard instruction set extension | true + |
| instance of | microprocessor + |
| isa | x86-64 + |
| isa family | x86 + |
| l1$ size | 640 KiB (655,360 B, 0.625 MiB) + |
| l1d$ description | 8-way set associative + |
| l1d$ size | 320 KiB (327,680 B, 0.313 MiB) + |
| l1i$ description | 8-way set associative + |
| l1i$ size | 320 KiB (327,680 B, 0.313 MiB) + |
| l2$ description | 16-way set associative + |
| l2$ size | 10 MiB (10,240 KiB, 10,485,760 B, 0.00977 GiB) + |
| l3$ description | 11-way set associative + |
| l3$ size | 13.75 MiB (14,080 KiB, 14,417,920 B, 0.0134 GiB) + |
| ldate | July 11, 2017 + |
| main image | |
| manufacturer | Intel + |
| market segment | Server + |
| max case temperature | 351.15 K (78 °C, 172.4 °F, 632.07 °R) + |
| max cpu count | 2 + |
| max dts temperature | 89 °C + |
| max memory | 786,432 MiB (805,306,368 KiB, 824,633,720,832 B, 768 GiB, 0.75 TiB) + |
| max memory bandwidth | 107.3 GiB/s (109,875.2 MiB/s, 115.212 GB/s, 115,212.498 MB/s, 0.105 TiB/s, 0.115 TB/s) + |
| max memory channels | 6 + |
| max pcie lanes | 48 + |
| microarchitecture | Skylake (server) + |
| min case temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
| min dts temperature | 0 °C + |
| model number | 4114 + |
| name | Xeon Silver 4114 + |
| package | FCLGA-3647 + |
| part number | BX806734114 + and CD8067303561800 + |
| platform | Purley + |
| process | 14 nm (0.014 μm, 1.4e-5 mm) + |
| release price | $ 694.00 (€ 624.60, £ 562.14, ¥ 71,711.02) + |
| s-spec | SR3GK + |
| s-spec (qs) | QN0B + |
| series | 4000 + |
| smp interconnect | UPI + |
| smp interconnect links | 2 + |
| smp interconnect rate | 9.6 GT/s + |
| smp max ways | 2 + |
| socket | Socket P + and LGA-3647 + |
| supported memory type | DDR4-2400 + |
| tdp | 85 W (85,000 mW, 0.114 hp, 0.085 kW) + |
| technology | CMOS + |
| thread count | 20 + |
| turbo frequency (1 core) | 3,000 MHz (3 GHz, 3,000,000 kHz) + |
| word size | 64 bit (8 octets, 16 nibbles) + |