Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "amd/cores/rome"
| Line 5: | Line 5: | ||
|developer=AMD | |developer=AMD | ||
|manufacturer=TSMC | |manufacturer=TSMC | ||
| + | |manufacturer 2=GlobalFoundries | ||
|first announced=May 16, 2017 | |first announced=May 16, 2017 | ||
|isa=x86-64 | |isa=x86-64 | ||
| Line 10: | Line 11: | ||
|word=64 bit | |word=64 bit | ||
|proc=14 nm | |proc=14 nm | ||
| − | |||
|tech=CMOS | |tech=CMOS | ||
| + | |package name 1=amd,socket_sp3 | ||
|predecessor=Naples | |predecessor=Naples | ||
|predecessor link=amd/cores/naples | |predecessor link=amd/cores/naples | ||
|successor=Milan | |successor=Milan | ||
|successor link=amd/cores/milan | |successor link=amd/cores/milan | ||
| + | |proc 2=7 nm | ||
}} | }} | ||
'''Rome''' codename for [[AMD]]'s high-performance enterprise-level server [[multiprocessors]] based on the {{amd|Zen 2|l=arch}} microarchitecture serving as a successor to {{\\|Naples}}. Rome-based chips are fabricated on TSMC [[7 nm process]] with some components made on GlobalFoundries [[14 nm process]]. | '''Rome''' codename for [[AMD]]'s high-performance enterprise-level server [[multiprocessors]] based on the {{amd|Zen 2|l=arch}} microarchitecture serving as a successor to {{\\|Naples}}. Rome-based chips are fabricated on TSMC [[7 nm process]] with some components made on GlobalFoundries [[14 nm process]]. | ||
Revision as of 10:48, 18 November 2018
| Edit Values | |
| Rome | |
| General Info | |
| Designer | AMD |
| Manufacturer | TSMC, GlobalFoundries |
| Introduction | May 16, 2017 (announced) |
| Microarchitecture | |
| ISA | x86-64 |
| Microarchitecture | Zen 2 |
| Word Size | 8 octets 64 bit16 nibbles |
| Process | 14 nm 0.014 μm , 7 nm1.4e-5 mm 0.007 μm 7.0e-6 mm |
| Technology | CMOS |
| Packaging | |
| Package | SP3, FCLGA-4094 (FC-OLGA) |
| Dimension | 75.4 mm 7.54 cm × 58.5 mm2.969 in 5.85 cm × 6.26 mm2.303 in 0.246 in |
| Pitch | 0.87 mm 0.0343 in × 1 mm0.0394 in |
| Contacts | 4094 |
| Socket | SP3, LGA-4094 |
| Succession | |
Rome codename for AMD's high-performance enterprise-level server multiprocessors based on the Zen 2 microarchitecture serving as a successor to Naples. Rome-based chips are fabricated on TSMC 7 nm process with some components made on GlobalFoundries 14 nm process.
See also
|
|
Facts about "Rome - Cores - AMD"
| designer | AMD + |
| first announced | May 16, 2017 + |
| instance of | core + |
| isa | x86-64 + |
| manufacturer | TSMC + and GlobalFoundries + |
| microarchitecture | Zen 2 + |
| name | Rome + |
| package | SP3 + and FCLGA-4094 + |
| process | 14 nm (0.014 μm, 1.4e-5 mm) + and 7 nm (0.007 μm, 7.0e-6 mm) + |
| socket | SP3 + and LGA-4094 + |
| technology | CMOS + |
| word size | 64 bit (8 octets, 16 nibbles) + |