From WikiChip
Difference between revisions of "movidius/myriad/ma1101"
< movidius‎ | myriad

(Created page with "{{movidius title|Myriad 1 MA1101}} {{chip |name=Myriad 1 MA1101 |no image=Yes |designer=Movidius |manufacturer=TSMC |model number=MA1101 |market=Embedded |market 2=Mobile |fir...")
 
 
(6 intermediate revisions by 2 users not shown)
Line 9: Line 9:
 
|market 2=Mobile
 
|market 2=Mobile
 
|first announced=2009
 
|first announced=2009
−
|first launched=2009
+
|first launched=2010
 
|family=Myriad
 
|family=Myriad
 
|series=1
 
|series=1
Line 22: Line 22:
 
|technology=TSMC
 
|technology=TSMC
 
|word size=32 bit
 
|word size=32 bit
−
|core count=1
+
|core count=9
−
|thread count=1
+
|thread count=9
 +
|v core=1.2 V
 +
|v io=2.5 V
 
}}
 
}}
−
'''Myriad 1 MA1101''' was a vision processing [[accelerator]] designed by [[Movidius]] and introduced in [[2009]]. The MA1101 is an advanced real-time video editing accelerator for smartphones and is an identical variant of the {{\\|MA1100}} specifically designed software compatible for [[Android OS]].
+
'''Myriad 1 MA1101''' was a vision processing [[accelerator]] designed by [[Movidius]] and introduced in [[2010]] designed to serve as an advanced real-time video editing accelerator for smartphones. The MA1101 is an identical variant of the {{\\|MA1100}} but had added compatibility for [[Android OS]].
 +
 
 +
== Overview ==
 +
[[File:ma1101 multimedia.png|right|thumb|Multimedia]]
 +
The MA1101 is a vision [[accelerator]] designed to work alongside a main host processors, typically in a mobile or embedded device. The chip itself independently communicates with the camera input and does the processing internally.
 +
 
 +
[[File:movidius myriad arch.jpg|500px]]
 +
 
 +
The MA1101 consists of a single [[SPARC]] {{sparc|V8}} [[LEON3]] core which is used for management and control and eight {{movidius|SHAVE v2.0|l=arch}} core which are the workhorse of this chip. Each core has 128 KiB of cache. The eight SHAVE cores together are capable of 20GFLOPS of processing power at just a few 100s milliwatt of power.
 +
 
 +
[[File:movidius ma1000 silicon platform.png|600px]]
 +
 
 +
== Video Decoding ==
 +
{| class="wikitable"
 +
|-
 +
! colspan="3" | Hardware Accelerated Video Capabilities
 +
|-
 +
! Codec !! Profiles || Resolutions
 +
|-
 +
| [[MPEG-2]] (H.262) || Main || 1920x1080 interlaced, up to 15 Mbits/s
 +
|-
 +
| [[MPEG-4 AVC]] (H.264) || Baseline || (QVGA) 320x240
 +
|}
 +
 
 +
* Aspect Ratio: 4:3 or 16:9
 +
* Video Enhancements
 +
** High Quality Upsampling: Up to WVGA (480x854) and XGA (1024x768)
 +
** High Quality Downsampling: Up to WVGA (480x854) and XGA (1024x768)
 +
* Frame rate enhancement: from 15fps to 30fps
 +
 
 +
== Extensions ==
 +
* Host Memory Bus (master and slave): 8-bit / 16-bit / 32-bit
 +
* Video Output Formats:
 +
** 8-24 bit RGB, CPU (Intel/Motorola), BT656 ...
 +
** 24bpp, 16M colors, resolutions up to 2048x2048
 +
** Video support for 4 layers of video and graphics
 +
* External TV Support
 +
** Video Output to External HDMI Driver Chip
 +
* Multiple I2S (Master/Slave) stereo audio channels
 +
** Independent sampling frequencies
 +
* Standard interfaces
 +
** I2C, UART, SDIO, SPI
 +
* Configurable bidirectional GPIO lanes

Latest revision as of 21:59, 12 March 2018

Edit Values
Myriad 1 MA1101
General Info
DesignerMovidius
ManufacturerTSMC
Model NumberMA1101
MarketEmbedded, Mobile
Introduction2009 (announced)
2010 (launched)
General Specs
FamilyMyriad
Series1
Frequency180 MHz
Microarchitecture
ISASPARC V8 (SPARC), SHAVE (SHAVE)
MicroarchitectureLEON3, SHAVE v2.0
Process65 nm
TechnologyTSMC
Word Size32 bit
Cores9
Threads9
Electrical
Vcore1.2 V
VI/O2.5 V

Myriad 1 MA1101 was a vision processing accelerator designed by Movidius and introduced in 2010 designed to serve as an advanced real-time video editing accelerator for smartphones. The MA1101 is an identical variant of the MA1100 but had added compatibility for Android OS.

Overview[edit]

Multimedia

The MA1101 is a vision accelerator designed to work alongside a main host processors, typically in a mobile or embedded device. The chip itself independently communicates with the camera input and does the processing internally.

movidius myriad arch.jpg

The MA1101 consists of a single SPARC V8 LEON3 core which is used for management and control and eight SHAVE v2.0 core which are the workhorse of this chip. Each core has 128 KiB of cache. The eight SHAVE cores together are capable of 20GFLOPS of processing power at just a few 100s milliwatt of power.

movidius ma1000 silicon platform.png

Video Decoding[edit]

Hardware Accelerated Video Capabilities
Codec Profiles Resolutions
MPEG-2 (H.262) Main 1920x1080 interlaced, up to 15 Mbits/s
MPEG-4 AVC (H.264) Baseline (QVGA) 320x240
  • Aspect Ratio: 4:3 or 16:9
  • Video Enhancements
    • High Quality Upsampling: Up to WVGA (480x854) and XGA (1024x768)
    • High Quality Downsampling: Up to WVGA (480x854) and XGA (1024x768)
  • Frame rate enhancement: from 15fps to 30fps

Extensions[edit]

  • Host Memory Bus (master and slave): 8-bit / 16-bit / 32-bit
  • Video Output Formats:
    • 8-24 bit RGB, CPU (Intel/Motorola), BT656 ...
    • 24bpp, 16M colors, resolutions up to 2048x2048
    • Video support for 4 layers of video and graphics
  • External TV Support
    • Video Output to External HDMI Driver Chip
  • Multiple I2S (Master/Slave) stereo audio channels
    • Independent sampling frequencies
  • Standard interfaces
    • I2C, UART, SDIO, SPI
  • Configurable bidirectional GPIO lanes
Retrieved from "https://en.wikichip.org/w/index.php?title=movidius/myriad/ma1101&oldid=75212"
Facts about "Myriad 1 MA1101 - Intel Movidius"
RDF feed
base frequency180 MHz (0.18 GHz, 180,000 kHz) +
core count1 +
designerMovidius +
familyMyriad +
first announced2009 +
first launched2009 +
full page namemovidius/myriad/ma1101 +
instance ofmicroprocessor +
isaSPARC V8 + and SHAVE +
isa familySPARC + and SHAVE +
ldate2009 +
manufacturerTSMC +
market segmentEmbedded + and Mobile +
microarchitectureLEON3 + and SHAVE v2.0 +
model numberMA1101 +
nameMyriad 1 MA1101 +
process65 nm (0.065 μm, 6.5e-5 mm) +
series1 +
thread count1 +
word size32 bit (4 octets, 8 nibbles) +