From WikiChip
Difference between revisions of "movidius/myriad/ma1110"
< movidius‎ | myriad

 
(2 intermediate revisions by the same user not shown)
Line 22: Line 22:
 
|technology=TSMC
 
|technology=TSMC
 
|word size=32 bit
 
|word size=32 bit
−
|core count=1
+
|core count=9
−
|thread count=1
+
|thread count=9
 +
|v core=1.2 V
 +
|v io=2.5 V
 
}}
 
}}
 
'''Myriad 1 MA1110''' was a vision processing [[accelerator]] designed by [[Movidius]] and introduced in [[2009]].
 
'''Myriad 1 MA1110''' was a vision processing [[accelerator]] designed by [[Movidius]] and introduced in [[2009]].
 +
 +
== Overview ==
 +
The MA1110 is a vision [[accelerator]] designed to work alongside a main host processors, typically in a mobile or embedded device. The MA1110 consists of a single [[SPARC]] {{sparc|V8}} [[LEON3]] core which is used for management and control and eight {{movidius|SHAVE v2.0|l=arch}} core which are the workhorse of this chip. Each core has 128 KiB of cache. The eight SHAVE cores together are capable of 20GFLOPS of processing power at just a few 100s milliwatt of power.
 +
 +
[[File:movidius ma1000 silicon platform.png|600px]]
 +
 +
== Extensions ==
 +
* Host Memory Bus (master and slave): 8-bit / 16-bit / 32-bit
 +
* Video Output Formats:
 +
** 8-24 bit RGB, CPU (Intel/Motorola), BT656 ...
 +
** 24bpp, 16M colors, resolutions up to 2048x2048
 +
** Video support for 4 layers of video and graphics
 +
* External TV Support
 +
** Video Output to External HDMI Driver Chip
 +
* Multiple I2S (Master/Slave) stereo audio channels
 +
** Independent sampling frequencies
 +
* Standard interfaces
 +
** I2C, UART, SDIO, SPI
 +
* Configurable bidirectional GPIO lanes

Latest revision as of 14:36, 11 March 2018

Edit Values
Myriad 1 MA1110
General Info
DesignerMovidius
ManufacturerTSMC
Model NumberMA1110
MarketEmbedded, Mobile
IntroductionJanuary 15, 2009 (announced)
June, 2009 (launched)
General Specs
FamilyMyriad
Series1
Frequency180 MHz
Microarchitecture
ISASPARC V8 (SPARC), SHAVE (SHAVE)
MicroarchitectureLEON3, SHAVE v2.0
Process65 nm
TechnologyTSMC
Word Size32 bit
Cores9
Threads9
Electrical
Vcore1.2 V
VI/O2.5 V

Myriad 1 MA1110 was a vision processing accelerator designed by Movidius and introduced in 2009.

Overview[edit]

The MA1110 is a vision accelerator designed to work alongside a main host processors, typically in a mobile or embedded device. The MA1110 consists of a single SPARC V8 LEON3 core which is used for management and control and eight SHAVE v2.0 core which are the workhorse of this chip. Each core has 128 KiB of cache. The eight SHAVE cores together are capable of 20GFLOPS of processing power at just a few 100s milliwatt of power.

movidius ma1000 silicon platform.png

Extensions[edit]

  • Host Memory Bus (master and slave): 8-bit / 16-bit / 32-bit
  • Video Output Formats:
    • 8-24 bit RGB, CPU (Intel/Motorola), BT656 ...
    • 24bpp, 16M colors, resolutions up to 2048x2048
    • Video support for 4 layers of video and graphics
  • External TV Support
    • Video Output to External HDMI Driver Chip
  • Multiple I2S (Master/Slave) stereo audio channels
    • Independent sampling frequencies
  • Standard interfaces
    • I2C, UART, SDIO, SPI
  • Configurable bidirectional GPIO lanes
Retrieved from "https://en.wikichip.org/w/index.php?title=movidius/myriad/ma1110&oldid=75126"
Facts about "Myriad 1 MA1110 - Intel Movidius"
RDF feed
base frequency180 MHz (0.18 GHz, 180,000 kHz) +
core count9 +
core voltage1.2 V (12 dV, 120 cV, 1,200 mV) +
designerMovidius +
familyMyriad +
first announcedJanuary 15, 2009 +
first launchedJune 2009 +
full page namemovidius/myriad/ma1110 +
instance ofmicroprocessor +
io voltage2.5 V (25 dV, 250 cV, 2,500 mV) +
isaSPARC V8 + and SHAVE +
isa familySPARC + and SHAVE +
ldateJune 2009 +
manufacturerTSMC +
market segmentEmbedded + and Mobile +
microarchitectureLEON3 + and SHAVE v2.0 +
model numberMA1110 +
nameMyriad 1 MA1110 +
process65 nm (0.065 μm, 6.5e-5 mm) +
series1 +
thread count9 +
word size32 bit (4 octets, 8 nibbles) +