From WikiChip
Difference between revisions of "intel/microarchitectures/ice lake (client)"
Line 1: | Line 1: | ||
{{intel title|Icelake|arch}} | {{intel title|Icelake|arch}} | ||
{{microarchitecture | {{microarchitecture | ||
+ | | atype = CPU | ||
| name = Icelake | | name = Icelake | ||
| designer = Intel | | designer = Intel |
Revision as of 18:20, 21 January 2017
Edit Values | |
Icelake µarch | |
General Info | |
Arch Type | CPU |
Designer | Intel |
Manufacturer | Intel |
Introduction | 2018 |
Process | 10 nm |
Succession | |
Icelake is a planned microarchitecture by Intel as a successor to Cannonlake. Icelake is expected to be fabricated using a 10 nm process. Icelake is the "Architecture" microarchitecture as part of Intel's PAO model.
Process Technology
- Main article: Cannonlake § Process Technology
Tigerlake is set to use the same 10 nm process that was designed for Cannonlake.
Facts about "Ice Lake (client) - Microarchitectures - Intel"
codename | Icelake + |
designer | Intel + |
first launched | 2018 + |
full page name | intel/microarchitectures/ice lake (client) + |
instance of | microarchitecture + |
manufacturer | Intel + |
microarchitecture type | CPU + |
name | Icelake + |
process | 10 nm (0.01 μm, 1.0e-5 mm) + |