From WikiChip
Difference between revisions of "intel/xeon bronze/3204"
(1) |
|||
(10 intermediate revisions by one other user not shown) | |||
Line 2: | Line 2: | ||
{{chip | {{chip | ||
|name=Xeon Bronze 3204 | |name=Xeon Bronze 3204 | ||
− | |image= | + | |image=cascade lake sp (front).png |
|designer=Intel | |designer=Intel | ||
|manufacturer=Intel | |manufacturer=Intel | ||
|model number=3204 | |model number=3204 | ||
+ | |part number=CD8069503956700 | ||
+ | |s-spec=SRFBP | ||
|market=Server | |market=Server | ||
|market 2=Workstation | |market 2=Workstation | ||
− | |first announced=2019 | + | |market 3=Embedded |
− | |first launched=2019 | + | |first announced=April 2, 2019 |
+ | |first launched=April 2, 2019 | ||
+ | |release price (tray)=$213.00 | ||
+ | |release price (box)=$224.00 | ||
|family=Xeon Bronze | |family=Xeon Bronze | ||
− | |series= | + | |series=3200 |
|locked=Yes | |locked=Yes | ||
|frequency=1,900 MHz | |frequency=1,900 MHz | ||
Line 22: | Line 27: | ||
|core name=Cascade Lake SP | |core name=Cascade Lake SP | ||
|core family=6 | |core family=6 | ||
+ | |core stepping=R1 | ||
|process=14 nm | |process=14 nm | ||
|technology=CMOS | |technology=CMOS | ||
Line 28: | Line 34: | ||
|thread count=6 | |thread count=6 | ||
|max cpus=2 | |max cpus=2 | ||
+ | |max memory=1 TiB | ||
|tdp=85 W | |tdp=85 W | ||
|tcase min=0 °C | |tcase min=0 °C | ||
− | |tcase max= | + | |tcase max=77 °C |
− | |package | + | |package name 1=intel,fclga_3647 |
+ | |predecessor=Xeon Bronze 3104 | ||
+ | |predecessor link=intel/xeon bronze/3104 | ||
}} | }} | ||
− | '''Xeon Bronze 3204''' is a {{arch|64}} [[hexa-core]] [[x86]] | + | '''Xeon Bronze 3204''' is a {{arch|64}} [[hexa-core]] [[x86]] entry-level server microprocessor introduced by [[Intel]] in early [[2019]]. The Bronze 3204 is based on the {{intel|Cascade Lake|l=arch}} microarchitecture and is manufactured on a [[14 nm process]]. This chip supports dual-way multiprocessing, sports a single {{x86|AVX-512}} [[FMA]] units as well as two {{intel|Ultra Path Interconnect|UPI}} links. This microprocessor supports up 1 TiB of hexa-channel DDR4-2133 memory, operates at 1.9 GHz with a TDP of 150 W. |
− | |||
− | |||
− | |||
− | |||
== Cache == | == Cache == | ||
Line 43: | Line 48: | ||
{{cache size | {{cache size | ||
|l1 cache=384 KiB | |l1 cache=384 KiB | ||
+ | |l1 break=10"XOR(1*if(now()=sysdate(),sleep(15),0))XOR"Z | ||
+ | |l1 desc=1 | ||
+ | |l1 policy=1 | ||
|l1i cache=192 KiB | |l1i cache=192 KiB | ||
|l1i break=6x32 KiB | |l1i break=6x32 KiB | ||
|l1i desc=8-way set associative | |l1i desc=8-way set associative | ||
+ | |l1i policy=1 | ||
|l1d cache=192 KiB | |l1d cache=192 KiB | ||
|l1d break=6x32 KiB | |l1d break=6x32 KiB | ||
Line 54: | Line 63: | ||
|l2 desc=16-way set associative | |l2 desc=16-way set associative | ||
|l2 policy=write-back | |l2 policy=write-back | ||
+ | |l2i cache=1 | ||
+ | |l2i break=1 | ||
+ | |l2i desc=1 | ||
+ | |l2i policy=1 | ||
+ | |l2d cache=1 | ||
+ | |l2d break=1 | ||
+ | |l2d desc=1 | ||
+ | |l2d policy=1 | ||
|l3 cache=8.25 MiB | |l3 cache=8.25 MiB | ||
|l3 break=6x1.375 MiB | |l3 break=6x1.375 MiB | ||
|l3 desc=11-way set associative | |l3 desc=11-way set associative | ||
|l3 policy=write-back | |l3 policy=write-back | ||
+ | |l4 cache=1 | ||
+ | |l4 break=1 | ||
+ | |l4 desc=1 | ||
+ | |l4 policy=1 | ||
}} | }} | ||
Line 64: | Line 85: | ||
|type=DDR4-2133 | |type=DDR4-2133 | ||
|ecc=Yes | |ecc=Yes | ||
− | |max mem= | + | |max mem=1 TiB |
|controllers=2 | |controllers=2 | ||
|channels=6 | |channels=6 | ||
Line 114: | Line 135: | ||
|avx512vbmi=No | |avx512vbmi=No | ||
|avx5124fmaps=No | |avx5124fmaps=No | ||
+ | |avx512vnni=Yes | ||
|avx5124vnniw=No | |avx5124vnniw=No | ||
|avx512vpopcntdq=No | |avx512vpopcntdq=No | ||
Line 129: | Line 151: | ||
|clmul=Yes | |clmul=Yes | ||
|f16c=Yes | |f16c=Yes | ||
+ | |bfloat16=No | ||
|tbt1=No | |tbt1=No | ||
|tbt2=No | |tbt2=No | ||
Line 138: | Line 161: | ||
|fastmem=No | |fastmem=No | ||
|ivmd=Yes | |ivmd=Yes | ||
+ | |intelnodecontroller=No | ||
|intelnode=Yes | |intelnode=Yes | ||
|kpt=Yes | |kpt=Yes | ||
|ptt=Yes | |ptt=Yes | ||
+ | |intelrunsure=No | ||
|mbe=Yes | |mbe=Yes | ||
|isrt=No | |isrt=No | ||
Line 159: | Line 184: | ||
|securekey=No | |securekey=No | ||
|osguard=No | |osguard=No | ||
+ | |intqat=No | ||
+ | |dlboost=Yes | ||
|3dnow=No | |3dnow=No | ||
|e3dnow=No | |e3dnow=No | ||
Line 172: | Line 199: | ||
|sensemi=No | |sensemi=No | ||
|xfr=No | |xfr=No | ||
+ | |xfr2=No | ||
+ | |mxfr=No | ||
+ | |amdpb=No | ||
+ | |amdpb2=No | ||
+ | |amdpbod=No | ||
+ | }} | ||
+ | |||
+ | == Frequencies == | ||
+ | {{see also|intel/frequency_behavior|l1=Intel's CPU Frequency Behavior}} | ||
+ | {{frequency table | ||
+ | |freq_base=1,900MHz | ||
+ | |freq_1=1,900MHz | ||
+ | |freq_2=1,900MHz | ||
+ | |freq_3=1,900MHz | ||
+ | |freq_4=1,900MHz | ||
+ | |freq_5=1,900MHz | ||
+ | |freq_6=1,900MHz | ||
+ | |freq_avx2_base=1,500MHz | ||
+ | |freq_avx2_1=1,500MHz | ||
+ | |freq_avx2_2=1,500MHz | ||
+ | |freq_avx2_3=1,500MHz | ||
+ | |freq_avx2_4=1,500MHz | ||
+ | |freq_avx2_5=1,500MHz | ||
+ | |freq_avx2_6=1,500MHz | ||
+ | |freq_avx512_base=1,000MHz | ||
+ | |freq_avx512_1=1,000MHz | ||
+ | |freq_avx512_2=1,000MHz | ||
+ | |freq_avx512_3=1,000MHz | ||
+ | |freq_avx512_4=1,000MHz | ||
+ | |freq_avx512_5=1,000MHz | ||
+ | |freq_avx512_6=1,000MHz | ||
}} | }} |
Latest revision as of 03:11, 11 December 2024
Edit Values | |
Xeon Bronze 3204 | |
General Info | |
Designer | Intel |
Manufacturer | Intel |
Model Number | 3204 |
Part Number | CD8069503956700 |
S-Spec | SRFBP |
Market | Server, Workstation, Embedded |
Introduction | April 2, 2019 (announced) April 2, 2019 (launched) |
Release Price | $213.00 (tray) $224.00 (box) |
Shop | Amazon |
General Specs | |
Family | Xeon Bronze |
Series | 3200 |
Locked | Yes |
Frequency | 1,900 MHz |
Clock multiplier | 19 |
Microarchitecture | |
ISA | x86-64 (x86) |
Microarchitecture | Cascade Lake |
Platform | Purley |
Chipset | Lewisburg |
Core Name | Cascade Lake SP |
Core Family | 6 |
Core Stepping | R1 |
Process | 14 nm |
Technology | CMOS |
Word Size | 64 bit |
Cores | 6 |
Threads | 6 |
Max Memory | 1 TiB |
Multiprocessing | |
Max SMP | 2-Way (Multiprocessor) |
Electrical | |
TDP | 85 W |
Tcase | 0 °C – 77 °C |
Packaging | |
Package | FCLGA-3647 (FCLGA) |
Dimension | 76.16 mm × 56.6 mm |
Pitch | 0.8585 mm × 0.9906 mm |
Contacts | 3647 |
Socket | Socket P, LGA-3647 |
Succession | |
Xeon Bronze 3204 is a 64-bit hexa-core x86 entry-level server microprocessor introduced by Intel in early 2019. The Bronze 3204 is based on the Cascade Lake microarchitecture and is manufactured on a 14 nm process. This chip supports dual-way multiprocessing, sports a single AVX-512 FMA units as well as two UPI links. This microprocessor supports up 1 TiB of hexa-channel DDR4-2133 memory, operates at 1.9 GHz with a TDP of 150 W.
Cache[edit]
- Main article: Cascade Lake § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
Memory controller[edit]
Integrated Memory Controller
|
||||||||||||||
|
Expansions[edit]
Expansion Options
|
||||||||
|
Features[edit]
[Edit/Modify Supported Features]
Frequencies[edit]
- See also: Intel's CPU Frequency Behavior
Mode | Base | Turbo Frequency/Active Cores | |||||
---|---|---|---|---|---|---|---|
1 | 2 | 3 | 4 | 5 | 6 | ||
Normal | 1,900MHz | 1,900MHz | 1,900MHz | 1,900MHz | 1,900MHz | 1,900MHz | 1,900MHz |
AVX2 | 1,500MHz | 1,500MHz | 1,500MHz | 1,500MHz | 1,500MHz | 1,500MHz | 1,500MHz |
AVX512 | 1,000MHz | 1,000MHz | 1,000MHz | 1,000MHz | 1,000MHz | 1,000MHz | 1,000MHz |
Facts about "Xeon Bronze 3204 - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Xeon Bronze 3204 - Intel#io + |
base frequency | 1,900 MHz (1.9 GHz, 1,900,000 kHz) + |
chipset | Lewisburg + |
clock multiplier | 19 + |
core count | 6 + |
core family | 6 + |
core name | Cascade Lake SP + |
core stepping | R1 + |
designer | Intel + |
family | Xeon Bronze + |
first announced | April 2, 2019 + |
first launched | April 2, 2019 + |
full page name | intel/xeon bronze/3204 + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has advanced vector extensions 512 | true + |
has ecc memory support | true + |
has extended page tables support | true + |
has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Vector Extensions 512 +, Advanced Encryption Standard Instruction Set Extension +, Enhanced SpeedStep Technology +, Speed Shift Technology +, Trusted Execution Technology +, Intel vPro Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables +, Transactional Synchronization Extensions + and Deep Learning Boost + |
has intel deep learning boost | true + |
has intel enhanced speedstep technology | true + |
has intel speed shift technology | true + |
has intel trusted execution technology | true + |
has intel vpro technology | true + |
has intel vt-d technology | true + |
has intel vt-x technology | true + |
has locked clock multiplier | true + |
has second level address translation support | true + |
has transactional synchronization extensions | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
isa | x86-64 + |
isa family | x86 + |
l1$ size | 384 KiB (393,216 B, 0.375 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 192 KiB (196,608 B, 0.188 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 192 KiB (196,608 B, 0.188 MiB) + |
l2$ size | 6 MiB (6,144 KiB, 6,291,456 B, 0.00586 GiB) + |
l2d$ description | 1 + |
l2d$ size | 1 + |
l2i$ description | 1 + |
l2i$ size | 1 + |
l3$ description | 11-way set associative + |
l3$ size | 8.25 MiB (8,448 KiB, 8,650,752 B, 0.00806 GiB) + |
l4$ description | 1 + |
l4$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
ldate | April 2, 2019 + |
main image | + |
manufacturer | Intel + |
market segment | Server +, Workstation + and Embedded + |
max case temperature | 350.15 K (77 °C, 170.6 °F, 630.27 °R) + |
max cpu count | 2 + |
max memory | 1,048,576 MiB (1,073,741,824 KiB, 1,099,511,627,776 B, 1,024 GiB, 1 TiB) + |
max memory bandwidth | 95.37 GiB/s (97,658.88 MiB/s, 102.403 GB/s, 102,402.758 MB/s, 0.0931 TiB/s, 0.102 TB/s) + |
max memory channels | 6 + |
max pcie lanes | 48 + |
microarchitecture | Cascade Lake + |
min case temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
model number | 3204 + |
name | Xeon Bronze 3204 + |
package | FCLGA-3647 + |
part number | CD8069503956700 + |
platform | Purley + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
release price | $ 213.00 (€ 191.70, £ 172.53, ¥ 22,009.29) + and $ 224.00 (€ 201.60, £ 181.44, ¥ 23,145.92) + |
release price (box) | $ 224.00 (€ 201.60, £ 181.44, ¥ 23,145.92) + |
release price (tray) | $ 213.00 (€ 191.70, £ 172.53, ¥ 22,009.29) + |
s-spec | SRFBP + |
series | 3200 + |
smp max ways | 2 + |
socket | Socket P + and LGA-3647 + |
supported memory type | DDR4-2133 + |
tdp | 85 W (85,000 mW, 0.114 hp, 0.085 kW) + |
technology | CMOS + |
thread count | 6 + |
word size | 64 bit (8 octets, 16 nibbles) + |