From WikiChip
Difference between revisions of "amd/epyc/9174f"
(Created page with "{{amd title|EPYC 9174F}} {{chip |name=EPYC 9174F |no image=Yes |designer=AMD |manufacturer=TSMC |model number=9174F |part number=100-100000796 |part number 2=100-100000796WOF...") |
(Typo.) |
||
Line 68: | Line 68: | ||
== Memory controller == | == Memory controller == | ||
− | {{main|amd/cores/ | + | {{main|amd/cores/genoa#Memory Interface|l1=Genoa § Memory Interface}} |
{{memory controller | {{memory controller | ||
|type=DDR5-4800 | |type=DDR5-4800 |
Latest revision as of 00:48, 2 April 2023
Edit Values | |
EPYC 9174F | |
General Info | |
Designer | AMD |
Manufacturer | TSMC |
Model Number | 9174F |
Part Number | 100-100000796, 100-100000796WOF |
Market | Server |
Introduction | November 10, 2022 (launched) |
Release Price | $3850.00 (tray) |
Shop | Amazon |
General Specs | |
Family | EPYC |
Series | 9004 |
Locked | Yes |
Frequency | 4,100 MHz |
Turbo Frequency | 4,150 MHz |
Turbo Frequency | 4,400 MHz (1 core) |
Clock multiplier | 41 |
CPUID | 0x00A10F11 |
Microarchitecture | |
ISA | x86-64 (x86) |
Microarchitecture | Zen 4 |
Core Name | Genoa |
Core Family | 25 |
Core Model | 17 |
Core Stepping | B1 |
Process | 5 nm, 6 nm |
Technology | CMOS |
MCP | Yes (9 dies) |
Word Size | 64 bit |
Cores | 16 |
Threads | 32 |
Max Memory | 6 TiB |
Multiprocessing | |
Max SMP | 2-Way (Multiprocessor) |
Electrical | |
TDP | 320 W |
cTDP up | 400 W |
Packaging | |
Package | SP5 (FC-OLGA) |
Dimension | 75.4 mm × 72 mm |
Pitch | 0.81 mm × 0.94 mm |
Contacts | 6096 |
Socket | Socket SP5 |
EPYC 9174F is a 64-bit 16-core x86 server microprocessor designed and introduced by AMD in late 2022. This multi-chip processor, which is based on the Zen 4 microarchitecture, incorporates eight Core Complex Dies fabricated on a TSMC 5 nm process and a large I/O die also manufactured by TSMC. The 9174F has a TDP of 320 W with a base frequency of 4.1 GHz and a boost frequency of up to 4.4 GHz. This processor supports up to two-way SMP and up to 6 TiB of 12 channel DDR5-4800 memory per socket.
This is a frequency optimized SKU with high cache/core ratio, binned for high performance per core.
Cache[edit]
- Main article: Zen 4 § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
Memory controller[edit]
- Main article: Genoa § Memory Interface
Integrated Memory Controller
|
||||||||||||||
|
Note one memory channel comprises two independent DDR5 subchannels with 32 data and 8 ECC lanes each.
Expansions[edit]
- Main article: Genoa § I/O Interfaces
Expansion Options |
||||||||||
|
[Edit/Modify Supported Features]
Bibliography[edit]
- "AMD Processor Specifications". AMD.com. Retrieved February 2023.
- "AMD EPYC™ 9174F". AMD.com. Retrieved February 2023.
- "Revision Guide for AMD Family 19h Models 10h-1Fh Processors", AMD Publ. #57095, Rev. 1.00, December 9, 2022
Facts about "EPYC 9174F - AMD"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | EPYC 9174F - AMD#pcie + |
base frequency | 4,100 MHz (4.1 GHz, 4,100,000 kHz) + |
clock multiplier | 41 + |
core count | 16 + |
core family | 25 + |
core model | 17 + |
core name | Genoa + |
core stepping | B1 + |
cpuid | 0x00A10F11 + |
designer | AMD + |
die count | 9 + |
family | EPYC + |
first launched | November 10, 2022 + |
full page name | amd/epyc/9174f + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has advanced vector extensions 512 | true + |
has amd amd-v technology | true + |
has amd amd-vi technology | true + |
has amd secure encrypted virtualization technology | true + |
has amd secure memory encryption technology | true + |
has amd sensemi technology | true + |
has amd transparent secure memory encryption technology | true + |
has ecc memory support | true + |
has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Vector Extensions 512 +, Advanced Encryption Standard Instruction Set Extension + and SenseMI Technology + |
has locked clock multiplier | true + |
has simultaneous multithreading | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
is multi-chip package | true + |
isa | x86-64 + |
isa family | x86 + |
l1$ size | 1,024 KiB (1,048,576 B, 1 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 512 KiB (524,288 B, 0.5 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 512 KiB (524,288 B, 0.5 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 16 MiB (16,384 KiB, 16,777,216 B, 0.0156 GiB) + |
l3$ description | 16-way set associative + |
l3$ size | 256 MiB (262,144 KiB, 268,435,456 B, 0.25 GiB) + |
ldate | November 10, 2022 + |
manufacturer | TSMC + |
market segment | Server + |
max cpu count | 2 + |
max memory | 6,291,456 MiB (6,442,450,944 KiB, 6,597,069,766,656 B, 6,144 GiB, 6 TiB) + |
max memory bandwidth | 429.153 GiB/s (439,453.125 MiB/s, 460.8 GB/s, 460,800 MB/s, 0.419 TiB/s, 0.461 TB/s) + |
max memory channels | 12 + |
max sata ports | 32 + |
max usb ports | 4 + |
microarchitecture | Zen 4 + |
model number | 9174F + |
name | EPYC 9174F + |
package | SP5 + |
part number | 100-100000796 + and 100-100000796WOF + |
part of | Frequency-optimized SKUs + |
process | 5 nm (0.005 μm, 5.0e-6 mm) + and 6 nm (0.006 μm, 6.0e-6 mm) + |
release price | $ 3,850.00 (€ 3,465.00, £ 3,118.50, ¥ 397,820.50) + |
release price (tray) | $ 3,850.00 (€ 3,465.00, £ 3,118.50, ¥ 397,820.50) + |
series | 9004 + |
smp max ways | 2 + |
socket | Socket SP5 + |
supported memory type | DDR5-4800 + |
tdp | 320 W (320,000 mW, 0.429 hp, 0.32 kW) + |
tdp up | 400 W (400,000 mW, 0.536 hp, 0.4 kW) + |
technology | CMOS + |
thread count | 32 + |
turbo frequency | 4,150 MHz (4.15 GHz, 4,150,000 kHz) + |
turbo frequency (1 core) | 4,400 MHz (4.4 GHz, 4,400,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |