Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/xeon platinum/9282"
| (3 intermediate revisions by 2 users not shown) | |||
| Line 33: | Line 33: | ||
|core count=56 | |core count=56 | ||
|thread count=112 | |thread count=112 | ||
| + | |max memory=2 TiB | ||
|max cpus=2 | |max cpus=2 | ||
| − | |||
|tdp=400 W | |tdp=400 W | ||
|package name 1=intel,fcbga_5903 | |package name 1=intel,fcbga_5903 | ||
| Line 85: | Line 85: | ||
|pcie lanes=40 | |pcie lanes=40 | ||
|pcie config=1x16 | |pcie config=1x16 | ||
| − | |pcie config 2= | + | |pcie config 2=x8 |
| − | |pcie config 3= | + | |pcie config 3=x4 |
}} | }} | ||
}} | }} | ||
| Line 108: | Line 108: | ||
|sse41=Yes | |sse41=Yes | ||
|sse42=Yes | |sse42=Yes | ||
| − | |sse4a= | + | |sse4a=Yes |
| + | |sse_gfni=Yes | ||
|avx=Yes | |avx=Yes | ||
| + | |avx_gfni=Yes | ||
|avx2=Yes | |avx2=Yes | ||
|avx512f=Yes | |avx512f=Yes | ||
|avx512cd=Yes | |avx512cd=Yes | ||
| − | |avx512er= | + | |avx512er=Yes |
| − | |avx512pf= | + | |avx512pf=Yes |
|avx512bw=Yes | |avx512bw=Yes | ||
|avx512dq=Yes | |avx512dq=Yes | ||
|avx512vl=Yes | |avx512vl=Yes | ||
| − | |avx512ifma= | + | |avx512ifma=Yes |
| − | |avx512vbmi= | + | |avx512vbmi=Yes |
| − | |avx5124fmaps= | + | |avx5124fmaps=Yes |
|avx512vnni=Yes | |avx512vnni=Yes | ||
| − | |avx5124vnniw= | + | |avx5124vnniw=Yes |
| − | |avx512vpopcntdq= | + | |avx512vpopcntdq=Yes |
| + | |avx512gfni=Yes | ||
| + | |avx512vaes=Yes | ||
| + | |avx512vbmi2=Yes | ||
| + | |avx512bitalg=Yes | ||
| + | |avx512vpclmulqdq=Yes | ||
|abm=Yes | |abm=Yes | ||
| − | |tbm= | + | |tbm=Yes |
|bmi1=Yes | |bmi1=Yes | ||
|bmi2=Yes | |bmi2=Yes | ||
|fma3=Yes | |fma3=Yes | ||
| − | |fma4= | + | |fma4=Yes |
|aes=Yes | |aes=Yes | ||
|rdrand=Yes | |rdrand=Yes | ||
| − | |sha= | + | |sha=Yes |
| − | |xop= | + | |xop=Yes |
|adx=Yes | |adx=Yes | ||
|clmul=Yes | |clmul=Yes | ||
|f16c=Yes | |f16c=Yes | ||
| − | |bfloat16= | + | |bfloat16=Yes |
| − | |tbt1= | + | |tbt1=Yes |
|tbt2=Yes | |tbt2=Yes | ||
| − | |tbmt3= | + | |tbmt3=Yes |
| − | |bpt= | + | |tvb=Yes |
| + | |bpt=Yes | ||
|eist=Yes | |eist=Yes | ||
|sst=Yes | |sst=Yes | ||
| − | |flex= | + | |flex=Yes |
| − | |fastmem= | + | |fastmem=Yes |
|ivmd=Yes | |ivmd=Yes | ||
|intelnodecontroller=Yes | |intelnodecontroller=Yes | ||
| Line 153: | Line 161: | ||
|intelrunsure=Yes | |intelrunsure=Yes | ||
|mbe=Yes | |mbe=Yes | ||
| − | |isrt= | + | |isrt=Yes |
| − | |sba= | + | |sba=Yes |
| − | |mwt= | + | |mwt=Yes |
| − | |sipp= | + | |sipp=Yes |
| − | |att= | + | |att=Yes |
| − | |ipt= | + | |ipt=Yes |
|tsx=Yes | |tsx=Yes | ||
|txt=Yes | |txt=Yes | ||
| Line 166: | Line 174: | ||
|vtd=Yes | |vtd=Yes | ||
|ept=Yes | |ept=Yes | ||
| − | |mpx= | + | |mpx=Yes |
| − | |sgx= | + | |sgx=Yes |
| − | |securekey= | + | |securekey=Yes |
| − | |osguard= | + | |osguard=Yes |
| − | |intqat= | + | |intqat=Yes |
| − | |dlboost= | + | |dlboost=Yes |
| − | |3dnow= | + | |3dnow=Yes |
| − | |e3dnow= | + | |e3dnow=Yes |
| − | |smartmp= | + | |smartmp=Yes |
| − | |powernow= | + | |powernow=Yes |
| − | |amdvi= | + | |amdvi=Yes |
| − | |amdv= | + | |amdv=Yes |
| − | |amdsme= | + | |amdsme=Yes |
| − | |amdtsme= | + | |amdtsme=Yes |
| − | |amdsev= | + | |amdsev=Yes |
| − | |rvi= | + | |rvi=Yes |
| − | |smt= | + | |smt=Yes |
| − | |sensemi= | + | |sensemi=Yes |
| − | |xfr= | + | |xfr=Yes |
| − | |xfr2= | + | |xfr2=Yes |
| − | |mxfr= | + | |mxfr=Yes |
| − | |amdpb= | + | |amdpb=Yes |
| − | |amdpb2= | + | |amdpb2=Yes |
| − | |amdpbod= | + | |amdpbod=Yes |
}} | }} | ||
Latest revision as of 03:34, 31 July 2022
| Edit Values | |
| Xeon Platinum 9282 | |
 | |
| General Info | |
| Designer | Intel |
| Manufacturer | Intel |
| Model Number | 9282 |
| Market | Server, HPC |
| Introduction | April 2, 2019 (announced) April 2, 2019 (launched) |
| Shop | Amazon |
| General Specs | |
| Family | Xeon Platinum |
| Series | 9200 |
| Locked | Yes |
| Frequency | 2,600 MHz |
| Turbo Frequency | 3,800 MHz (1 core) |
| Bus type | DMI 3.0 |
| Bus rate | 4 × 8 GT/s |
| Clock multiplier | 26 |
| Microarchitecture | |
| ISA | x86-64 (x86) |
| Microarchitecture | Cascade Lake |
| Platform | Walker Pass |
| Chipset | Lewisburg |
| Core Name | Cascade Lake AP |
| Core Family | 6 |
| Process | 14 nm |
| Technology | CMOS |
| MCP | Yes (2 dies) |
| Word Size | 64 bit |
| Cores | 56 |
| Threads | 112 |
| Max Memory | 2 TiB |
| Multiprocessing | |
| Max SMP | 2-Way (Multiprocessor) |
| Electrical | |
| TDP | 400 W |
| Packaging | |
| Package | FCBGA-5903 (BGA) |
| Pitch | 0.99 mm |
| Contacts | 5903 |
Xeon Platinum 9282 is a 56-core 64-bit high-performance x86 server microprocessor introduced by Intel in early 2019. The 9282 is based on the Cascade Lake microarchitecture and is fabricated on Intel's 14 nm process. It operates at 2.6 GHz with a TDP of 400 W and a turbo boost of up to 3.8 GHz. This processor supports up to twelve channels of DDR4-2933 memory.
This processor cannot be purchased independently and is only sold as part of Intel's S9200WK Compute Module.
Contents
Cache[edit]
- Main article: Cascade Lake § Cache
 |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||||||||||||
Memory controller[edit]
 |
Integrated Memory Controller
|
|||||||||||||
|
||||||||||||||
Expansions[edit]
 |
Expansion Options |
||||
|
|||||
Features[edit]
[Edit/Modify Supported Features]
Facts about "Xeon Platinum 9282 - Intel"
| Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Xeon Platinum 9282 - Intel#pcie + |
| base frequency | 2,600 MHz (2.6 GHz, 2,600,000 kHz) + |
| bus links | 4 + |
| bus rate | 8,000 MT/s (8 GT/s, 8,000,000 kT/s) + |
| bus type | DMI 3.0 + |
| chipset | Lewisburg + |
| clock multiplier | 26 + |
| core count | 56 + |
| core family | 6 + |
| core name | Cascade Lake AP + |
| designer | Intel + |
| die count | 2 + |
| family | Xeon Platinum + |
| first announced | April 2, 2019 + |
| first launched | April 2, 2019 + |
| full page name | intel/xeon platinum/9282 + |
| has advanced vector extensions | true + |
| has advanced vector extensions 2 | true + |
| has advanced vector extensions 512 | true + |
| has amd amd-v technology | true + |
| has amd amd-vi technology | true + |
| has amd extended frequency range | true + |
| has amd extended frequency range 2 | true + |
| has amd mobile extended frequency range | true + |
| has amd precision boost | true + |
| has amd precision boost 2 | true + |
| has amd precision boost overdrive | true + |
| has amd secure encrypted virtualization technology | true + |
| has amd secure memory encryption technology | true + |
| has amd sensemi technology | true + |
| has amd smartmp technology | true + |
| has amd transparent secure memory encryption technology | true + |
| has ecc memory support | true + |
| has extended page tables support | true + |
| has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Vector Extensions 512 +, Advanced Encryption Standard Instruction Set Extension +, PowerNow! +, Hyper-Threading Technology +, Turbo Boost Technology 1.0 +, Turbo Boost Technology 2.0 +, Turbo Boost Max Technology 3.0 +, Thermal Velocity Boost +, Burst Performance Technology +, Enhanced SpeedStep Technology +, Speed Shift Technology +, Trusted Execution Technology +, Intel vPro Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables +, Transactional Synchronization Extensions +, Memory Protection Extensions +, Software Guard Extensions +, Secure Key Technology +, OS Guard +, Flex Memory Access +, Smart Response Technology +, Small Business Advantage +, My WiFi Technology +, Stable Image Platform Program +, Deep Learning Boost +, Identity Protection Technology +, SmartMP Technology +, SenseMI Technology +, Extended Frequency Range +, Extended Frequency Range 2 +, Mobile Extended Frequency Range +, Precision Boost +, Precision Boost 2 +, Precision Boost Overdrive + and Integrated QuickAssist Technology + |
| has integrated intel quickassist technology | true + |
| has intel burst performance technology | true + |
| has intel deep learning boost | true + |
| has intel enhanced speedstep technology | true + |
| has intel flex memory access support | true + |
| has intel identity protection technology support | true + |
| has intel my wifi technology support | true + |
| has intel secure key technology | true + |
| has intel small business advantage support | true + |
| has intel smart response technology support | true + |
| has intel speed shift technology | true + |
| has intel stable image platform program support | true + |
| has intel supervisor mode execution protection | true + |
| has intel thermal velocity boost | true + |
| has intel trusted execution technology | true + |
| has intel turbo boost max technology 3 0 | true + |
| has intel turbo boost technology 1 0 | true + |
| has intel turbo boost technology 2 0 | true + |
| has intel vpro technology | true + |
| has intel vt-d technology | true + |
| has intel vt-x technology | true + |
| has locked clock multiplier | true + |
| has multiprocessing support | true + |
| has second level address translation support | true + |
| has simultaneous multithreading | true + |
| has transactional synchronization extensions | true + |
| has x86 advanced encryption standard instruction set extension | true + |
| instance of | microprocessor + |
| is multi-chip package | true + |
| isa | x86-64 + |
| isa family | x86 + |
| l1$ size | 3,584 KiB (3,670,016 B, 3.5 MiB) + |
| l1d$ description | 8-way set associative + |
| l1d$ size | 1,792 KiB (1,835,008 B, 1.75 MiB) + |
| l1i$ description | 8-way set associative + |
| l1i$ size | 1,792 KiB (1,835,008 B, 1.75 MiB) + |
| l2$ description | 16-way set associative + |
| l2$ size | 56 MiB (57,344 KiB, 58,720,256 B, 0.0547 GiB) + |
| l3$ description | 11-way set associative + |
| l3$ size | 77 MiB (78,848 KiB, 80,740,352 B, 0.0752 GiB) + |
| ldate | April 2, 2019 + |
| main image | .png) + |
| manufacturer | Intel + |
| market segment | Server + and HPC + |
| max cpu count | 2 + |
| max memory | 2,097,152 MiB (2,147,483,648 KiB, 2,199,023,255,552 B, 2,048 GiB, 2 TiB) + |
| max memory bandwidth | 262.26 GiB/s (268,554.24 MiB/s, 281.6 GB/s, 281,599.531 MB/s, 0.256 TiB/s, 0.282 TB/s) + |
| max memory channels | 12 + |
| microarchitecture | Cascade Lake + |
| model number | 9282 + |
| name | Xeon Platinum 9282 + |
| package | FCBGA-5903 + |
| platform | Walker Pass + |
| process | 14 nm (0.014 μm, 1.4e-5 mm) + |
| series | 9200 + |
| smp max ways | 2 + |
| supported memory type | DDR4-2933 + |
| tdp | 400 W (400,000 mW, 0.536 hp, 0.4 kW) + |
| technology | CMOS + |
| thread count | 112 + |
| turbo frequency (1 core) | 3,800 MHz (3.8 GHz, 3,800,000 kHz) + |
| word size | 64 bit (8 octets, 16 nibbles) + |
| x86/has memory protection extensions | true + |
| x86/has software guard extensions | true + |
.png){kind=link}