From WikiChip
Search results

  • ...ments of a computer system on a single [[integrated circuit]], or as a few integrated circuits operating as a cohesive unit, designed for the processing digital While the basic functionality is shared among all microprocessors, they vary greatly in the type and size of data they handle
    24 KB (3,399 words) - 10:39, 12 March 2025
  • ...] in [[Digital electronics|digital]] and [[Analogue electronics|analog]] [[integrated circuits]] (ICs),<ref name="Ashley" /> and the most common [[power device]] MOSFETs can either be manufactured as part of [[MOS integrated circuit]] chips or as discrete MOSFET devices (such as a [[power MOSFET]]), and can
    193 KB (26,852 words) - 18:51, 11 March 2025
  • Commercial [[integrated circuit]] manufacturing using 32 nm process began in 2010. == Find models ==
    10 KB (1,107 words) - 20:10, 19 March 2025
  • ...use of the underlying technology. The composition of the actual integrated circuit also varies by manufacturer and by design due to different goals. ...Double Patterning]] (SADP) at the critical patterning layers. Compared to all other "14 nm nodes", Intel's process is the densest and considerably so, wi
    18 KB (2,283 words) - 19:34, 19 March 2025
  • *** All in one array ...t any software is now 100% compatible but it forced engineers to deal with all the baggage the architecture brought along. The decision to offer full comp
    38 KB (5,468 words) - 07:27, 18 May 2025
  • ...chnology, as opposed to gate length or half pitch. Commercial [[integrated circuit]] manufacturing using 22 nm process began in 2008 for memory and 2012 for [ == Find models ==
    7 KB (891 words) - 08:52, 25 November 2020
  • ...also delayed after expensive and lengthy litigation with Intel. The first models of the Am486 (Am486DX) were finally introduced in April of 1993. The first AMD's last models (Am486DX4's) for this family were clocked at up to 120 MHz which gave AMD a
    13 KB (1,898 words) - 11:22, 12 March 2025
  • * '''Note:''' While a model has an unlocked multiplier, not all chipsets support overclocking. (see [[#Sockets/Platform|§Sockets]]) ...er}} line) <br>when sufficient thermo/electric requirements are met. Non-X models are limited to just +50 MHz.
    82 KB (12,458 words) - 09:19, 21 October 2025
  • A '''quad-core''' [[microprocessor]] refers to an [[integrated circuit]] that implements four independent physical execution units (referred to as == Quad-core models ==
    4 KB (484 words) - 10:56, 29 November 2025
  • A '''hexa-core''' [[microprocessor]] refers to an [[integrated circuit]] that implements six independent physical execution units (referred to as == 6-core (Hexa-core) models ==
    2 KB (281 words) - 10:37, 29 November 2025
  • An '''octa-core''' [[microprocessor]] refers to an [[integrated circuit]] that implements eight independent physical execution units (referred to a == Octa-core models ==
    4 KB (490 words) - 11:05, 29 November 2025
  • A '''deca-core''' [[microprocessor]] refers to an [[integrated circuit]] that implements ten independent physical execution units (referred to as == Deca-core models ==
    3 KB (425 words) - 22:00, 18 July 2017
  • A '''dodeca-core''' [[microprocessor]] refers to an [[integrated circuit]] that implements twelve independent physical execution units (referred to == Dodeca-core models ==
    4 KB (483 words) - 23:40, 10 December 2016
  • A '''tetradeca-core''' [[microprocessor]] refers to an [[integrated circuit]] that implements fourteen independent physical execution units (referred t == Tetradeca-core models ==
    2 KB (277 words) - 15:07, 22 November 2016
  • ...exadeca-core''' ([[16-core]]) [[microprocessor]] refers to an [[integrated circuit]] that implements == 16-core models ==
    5 KB (736 words) - 16:14, 24 March 2025
  • An '''18-core''' [[microprocessor]] refers to an [[integrated circuit]] that implements eighteen independent physical execution units == 18-core models ==
    2 KB (279 words) - 17:18, 14 December 2024
  • A '''icosa-core''' [[microprocessor]] refers to an [[integrated circuit]] that implements twenty independent physical execution units (referred to == Icosa-core models ==
    2 KB (277 words) - 15:07, 22 November 2016
  • A '''docosa-core''' [[microprocessor]] refers to an [[integrated circuit]] that implements twenty-two independent physical execution units (referred == Docosa-core models ==
    2 KB (277 words) - 15:08, 22 November 2016
  • A '''penta-core''' [[microprocessor]] refers to an [[integrated circuit]] that implements five independent physical execution units (referred to as == Penta-core models ==
    2 KB (278 words) - 22:00, 20 July 2017
  • A '''nona-core''' [[microprocessor]] refers to an [[integrated circuit]] that implements nine independent physical execution units (referred to as == Nona-core models ==
    2 KB (279 words) - 14:52, 11 March 2018

View (previous 20 | next 20) (20 | 50 | 100 | 250 | 500)