Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "nervana/microarchitectures/lake crest"
(→Architecture) |
|||
| Line 5: | Line 5: | ||
|designer=Nervana | |designer=Nervana | ||
|manufacturer=TSMC | |manufacturer=TSMC | ||
| + | |introduction=November 17, 2016 | ||
|process=28 nm | |process=28 nm | ||
|successor=Springs Crest | |successor=Springs Crest | ||
Revision as of 00:39, 6 April 2018
| Edit Values | |
| Lake Crest µarch | |
| General Info | |
| Arch Type | NPU |
| Designer | Nervana |
| Manufacturer | TSMC |
| Introduction | November 17, 2016 |
| Process | 28 nm |
| Succession | |
Lake Crest is a neural processor microarchitecture designed by Nervana.
Process Technology
Lake Crest is fabricated on TSMC's 28 nm process.
Architecture
- Tensor-based architecture
- Nervana Engine
- Flexpoint number format
- HBM2 memory
This list is incomplete; you can help by expanding it.
Block Diagram
 |
This section is empty; you can help add the missing info by editing this page. |
Memory Hierarchy
- 32 GiB on-package HBM2
- 1 TiB/s
Facts about "Lake Crest - Microarchitectures - Intel Nervana"
| codename | Lake Crest + |
| designer | Nervana + |
| first launched | November 17, 2016 + |
| full page name | nervana/microarchitectures/lake crest + |
| instance of | microarchitecture + |
| manufacturer | TSMC + |
| name | Lake Crest + |
| process | 28 nm (0.028 μm, 2.8e-5 mm) + |
