Semiconductor & Computer Engineering
(basic info) |
|||
| Line 7: | Line 7: | ||
|introduction=2019 | |introduction=2019 | ||
|process=10 nm | |process=10 nm | ||
| + | |cores=2 | ||
| + | |cores 2=4 | ||
| + | |type=Superscalar | ||
| + | |oooe=Yes | ||
| + | |speculative=Yes | ||
| + | |renaming=Yes | ||
| + | |stages min=14 | ||
| + | |stages max=19 | ||
|isa=x86-64 | |isa=x86-64 | ||
| + | |extension=MOVBE | ||
| + | |extension 2=MMX | ||
| + | |extension 3=SSE | ||
| + | |extension 4=SSE2 | ||
| + | |extension 5=SSE3 | ||
| + | |extension 6=SSSE3 | ||
| + | |extension 7=SSE4.1 | ||
| + | |extension 8=SSE4.2 | ||
| + | |extension 9=POPCNT | ||
| + | |extension 10=AVX | ||
| + | |extension 11=AVX2 | ||
| + | |extension 12=AES | ||
| + | |extension 13=PCLMUL | ||
| + | |extension 14=FSGSBASE | ||
| + | |extension 15=RDRND | ||
| + | |extension 16=FMA3 | ||
| + | |extension 17=F16C | ||
| + | |extension 18=BMI | ||
| + | |extension 19=BMI2 | ||
| + | |extension 20=VT-x | ||
| + | |extension 21=VT-d | ||
| + | |extension 22=TXT | ||
| + | |extension 23=TSX | ||
| + | |extension 24=RDSEED | ||
| + | |extension 25=ADCX | ||
| + | |extension 26=PREFETCHW | ||
| + | |extension 27=CLFLUSHOPT | ||
| + | |extension 28=XSAVE | ||
| + | |extension 29=SGX | ||
| + | |extension 30=MPX | ||
| + | |extension 31=AVX-512 | ||
| + | |l1i=32 KiB | ||
| + | |l1i per=core | ||
| + | |l1i desc=8-way set associative | ||
| + | |l1d=48 KiB | ||
| + | |l1d per=core | ||
| + | |l1d desc=12-way set associative | ||
| + | |l2=512 MiB | ||
| + | |l2 per=core | ||
| + | |l2 desc=8-way set associative | ||
| + | |l3=2 MiB | ||
| + | |l3 per=core | ||
| + | |l3 desc=16-way set associative | ||
|predecessor=Palm Cove | |predecessor=Palm Cove | ||
|predecessor link=intel/microarchitectures/palm cove | |predecessor link=intel/microarchitectures/palm cove | ||
Revision as of 22:54, 18 May 2019
| Edit Values | |
| Sunny Cove µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | Intel |
| Manufacturer | Intel |
| Introduction | 2019 |
| Process | 10 nm |
| Core Configs | 2, 4 |
| Pipeline | |
| Type | Superscalar |
| OoOE | Yes |
| Speculative | Yes |
| Reg Renaming | Yes |
| Stages | 14-19 |
| Instructions | |
| ISA | x86-64 |
| Extensions | MOVBE, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, POPCNT, AVX, AVX2, AES, PCLMUL, FSGSBASE, RDRND, FMA3, F16C, BMI, BMI2, VT-x, VT-d, TXT, TSX, RDSEED, ADCX, PREFETCHW, CLFLUSHOPT, XSAVE, SGX, MPX, AVX-512 |
| Cache | |
| L1I Cache | 32 KiB/core 8-way set associative |
| L1D Cache | 48 KiB/core 12-way set associative |
| L2 Cache | 512 MiB/core 8-way set associative |
| L3 Cache | 2 MiB/core 16-way set associative |
| Succession | |
Sunny Cove is the successor to Palm Cove, a high-performance 10 nm x86 core microarchitecture designed by Intel for an array of server and client products.
Contents
History
Sunny Cove was originally unveiled by Intel at their 2018 architecture day. Intel originally intended for Sunny Cove to succeed Palm Cove in late 2017 which was it was intended to be the first 10 nm-based core and the proper successor to Skylake. Prolong delays and problems with their 10 nm process and resulted in a number of improvised derivatives of Skylake including Kaby Lake, Coffee Lake, and Comet Lake. For all practical purposes, Palm Cove has been skipped and Intel has gone directly to Sunny Cove. Sunny Cove is expected to debut in mid-2019.
Process Technology
Sunny Cove is designed to take advantage of Intel's 10 nm process.
Architecture
Key changes from Palm Cove
This list is incomplete; you can help by expanding it.
New instructions
Sunny Cove introduced a number of new instructions:
-
CLWB- Force cache line write-back without flush -
RDPID- Read Processor ID - Additional AVX-512 extensions:
-
AVX512VPOPCNTDQ- AVX-512 Vector Population Count Doubleword and Quadword -
AVX512VNNI- AVX-512 Vector Neural Network Instructions -
AVX512GFNI- AVX-512 Galois Field New Instructions -
AVX512VAES- AVX-512 Vector AES -
AVX512VBMI2- AVX-512 Vector Bit Manipulation, Version 2 -
AVX512BITALG- AVX-512 Bit Algorithms -
AVX512VPCLMULQDQ- AVX-512 Vector Vector Carry-less Multiply
-
-
SSE_GFNI- SSE-based Galois Field New Instructions -
AVX_GFNI- AVX-based Galois Field New Instructions - Split Lock Detection - detection and cause an exception for split locks
- Fast Short REP MOV
Overview
Sunny Cove is Intel's core microarchitecture for a series of client and server chips that succeed Palm Cove (and effectively the Skylake series of derivative). Sunny cove introduces a very large set of enhancements and improvements of its predecessor including a wider and deeper pipeline. Sunny Cove is implemented in a number of chips including Lakefield, Ice Lake (Client), and Ice Lake (Server).
Die
Core
- 10nm+ process
- Core from an Ice Lake SoC
.png)
Core group
- 10nm+ process
- Quad-core from an Ice Lake SoC
.png)
Bibliography
- Intel Architecture Day 2018, December 11, 2018
| codename | Sunny Cove + |
| core count | 2 + and 4 + |
| designer | Intel + |
| first launched | 2019 + |
| full page name | intel/microarchitectures/sunny cove + |
| instance of | microarchitecture + |
| instruction set architecture | x86-64 + |
| manufacturer | Intel + |
| microarchitecture type | CPU + |
| name | Sunny Cove + |
| pipeline stages (max) | 19 + |
| pipeline stages (min) | 14 + |
| process | 10 nm (0.01 μm, 1.0e-5 mm) + |
