From WikiChip
Difference between revisions of "intel/microarchitectures/rocket lake"
< intel‎ | microarchitectures

(Compiler support: No way it's skylake - it could be icelake-client or tigerlake or something in between // b.)
(Somewhat more)
 
(3 intermediate revisions by 2 users not shown)
Line 7: Line 7:
 
|process=14 nm
 
|process=14 nm
 
|cores=4
 
|cores=4
|cores 5=6
+
|cores 2=6
|cores 9=8
+
|cores 3=8
|cores 13=10
 
 
|type=Superscalar
 
|type=Superscalar
 
|type 2=Superpipeline
 
|type 2=Superpipeline
Line 64: Line 63:
 
|l4 per=package
 
|l4 per=package
 
|l4 desc=on Iris Pro GPUs only
 
|l4 desc=on Iris Pro GPUs only
 +
|core name=Cypress Cove
 
|predecessor=Comet Lake
 
|predecessor=Comet Lake
 
|predecessor link=intel/microarchitectures/comet lake
 
|predecessor link=intel/microarchitectures/comet lake
Line 105: Line 105:
 
== Compatibility==
 
== Compatibility==
 
{{empty section}}
 
{{empty section}}
 +
Rocket Lake will feature the same LGA1200 socket as Comet Lake. Rocket Lake is backwards compatible with [[Comet Lake]]. Rocket Lake will have new motherboards and a new 500 series chipset. Rocket Lake will not be compatible with Alder Lake.
  
 
== Compiler support ==
 
== Compiler support ==
Line 141: Line 142:
  
 
* Memory
 
* Memory
** Faster memory for mainstream desktops (i.e., {{intel|Rocket Lake S|l=core}}) DDR4-3200 (from DDR4-2993)
+
** Faster memory for mainstream desktops (i.e., {{intel|Rocket Lake S|l=core}}) DDR4-3200 (from DDR4-2933)
  
 
* Chipset
 
* Chipset

Latest revision as of 07:40, 3 February 2021

Edit Values
Rocket Lake µarch
General Info
Arch TypeAPU
DesignerIntel
ManufacturerIntel
Process14 nm
Core Configs4, 6, 8
Pipeline
TypeSuperscalar, Superpipeline
OoOEYes
SpeculativeYes
Reg RenamingYes
Stages14-19
Decode5-way
Instructions
ISAx86-64
ExtensionsMOVBE, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, POPCNT, AVX, AVX2, AES, PCLMUL, FSGSBASE, RDRND, FMA3, F16C, BMI, BMI2, VT-x, VT-d, TXT, TSX, RDSEED, ADCX, PREFETCHW, CLFLUSHOPT, XSAVE, SGX, MPX
Cache
L1I Cache48 KiB/core
8-way set associative
L1D Cache32 KiB/core
8-way set associative
L2 Cache512 KiB/core
4-way set associative
L3 Cache2 MiB/core
Up to 16-way set associative
L4 Cache128 MiB/package
on Iris Pro GPUs only
Cores
Core NamesCypress Cove
Succession
Contemporary
Tiger Lake

Rocket Lake (RKL) is a planned microarchitecture designed by Intel as a successor to Comet Lake for desktops and high-performance mobile devices.


Codenames[edit]

Core Description Graphics Target
Rocket Lake S Mainstream performance GT2 Desktop performance to value, AiOs, and minis
Rocket Lake U Ultra-low power GT2 Light notebooks, portable All-in-Ones (AiOs), Minis, and conference room

Brands[edit]

Intel is expected to release Rocket Lake under 3 main brand families:

Logo Family General Description Differentiating Features
Cores HT AVX AVX2 TBT ECC
core i3 logo (2015).png Core i3 Low-end Performance
core i5 logo (2015).png Core i5 Mid-range Performance
core i7 logo (2015).png Core i7 High-end Performance

Release Dates[edit]

Rocket Lake is expected to be released in Q1 2021.

Compatibility[edit]

New text document.svg This section is empty; you can help add the missing info by editing this page.

Rocket Lake will feature the same LGA1200 socket as Comet Lake. Rocket Lake is backwards compatible with Comet Lake. Rocket Lake will have new motherboards and a new 500 series chipset. Rocket Lake will not be compatible with Alder Lake.

Compiler support[edit]

Compiler Arch-Specific Arch-Favorable
ICC -march=? -mtune=?
GCC -march=? -mtune=?
LLVM -march=? -mtune=?
Visual Studio /arch:AVX2 /?

CPUID[edit]

New text document.svg This section is empty; you can help add the missing info by editing this page.

Architecture[edit]

Key changes from Comet Lake[edit]

Symbol version future.svg Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release.
  • Display
  • I/O
    • PCIe 4.0 (from 3.0)
  • Memory
    • Faster memory for mainstream desktops (i.e., Rocket Lake S) DDR4-3200 (from DDR4-2933)
  • Packaging

See also[edit]

codenameRocket Lake +
core count4 +, 6 + and 8 +
designerIntel +
full page nameintel/microarchitectures/rocket lake +
instance ofmicroarchitecture +
instruction set architecturex86-64 +
manufacturerIntel +
nameRocket Lake +
pipeline stages (max)19 +
pipeline stages (min)14 +
process14 nm (0.014 μm, 1.4e-5 mm) +