Difference between revisions of "amd/athlon mp"

Revision as of 03:29, 17 November 2016

Athlon MP

Athlon MP logo
Developer	AMD
Manufacturer	AMD
Type	Microprocessors
Introduction	June 5, 2001 (announced) June 5, 2001 (launch)
Architecture	Server x86 multiprocessors
ISA	x86
µarch	K7
Word size	32 bit 4 octets 8 nibbles
Process	180 nm 0.18 μm 1.8e-4 mm , 130 nm 0.13 μm 1.3e-4 mm
Technology	CMOS
Clock	1,000 MHz-2,130 MHz
Package	CPGA-453
Socket	Socket A
Succession
←	→
Athlon	Opteron

Athlon MP (Athlon Multiprocessor) was a family of 32-bit x86 server multiprocessors designed by AMD specifically for the server and workstations market. Athlon MP was AMD's first multiprocessing-capable platform.

Overview

AMD announced their first multiprocessing-capable platform at Computex Taipei on June 5th, 2001. The platform includes the Athlon MP processors as well as the AMD-760MP northbridge chipset. AMD-760MP supports one- and two-way setups and Double Data Rate (DDR) memory operating at 133 MHz. At the time, AMD's vice president for their servers group stated Athlon MP processor delivers up to 38% higher performance over their competition (presumably referring to Xeon).

Chip Identification

Identification

A

HX

1200

A

M

S

3

C

A

MS

N

1200

D

K

T

3

B

FSB:
B - 100 MHz (200 MT/s)
C - 133 MHz (266 MT/s)

L2$ Size:
3 - 256 KiB
4 - 512 KiB

T_CASE:
S - 95 °C
T - 90 °C
V - 85 °C

V_CORE:

L - 1.5 V	H - 1.55 V
U - 1.6 V	K - 1.65 V
P - 1.7 V	M - 1.75 V
N - 1.80 V

Package:
A - PGA
D - OPGA

Speed (MHz)

Max Power:
N - 60 W

Type:
HX - High-Performance Multiprocessors
MP - High-Performance Multiprocessors
MS - High-Performance Multiprocessors with QuantiSpeed

Family:
A - Athlon-based (K7)

Models

Palomino Core

Palomino-based microprocessors (i.e. Model 6) were manufactured on AMD's mature 180 nm process copper interconnect technology at Fab 30 foundry in Dresden, Germany. The core implements an exclusive 256 KiB L2$ and a 128 KiB L1$. As with all Socket A processors (EV6 system bus), Athlon MP operate on a 133 MHz FSB DDR (double data rate) yielding an effective 266 MT/s transfer rate (note that 'B' models operated at a lower FSB of 100 MHz). These processors support MMX, SSE, Enhanced 3DNow!, and SmartMP Technology. AMD came short with Palomino by not supporting SSE2 which came out in the various Pentium 4 models that were released around the same time.

Palomino-based Microprocessors
Model	OPN	Price	Launched	Freq	Multiplier	TDP	V_CORE
Athlon MP 1000	AHX1000AMS3C	$ 215.00 € 193.50 £ 174.15 ¥ 22,215.95	5 June 2001	1 GHz 1,000 MHz 1,000,000 kHz	7.5	46.1 W 46,100 mW 0.0618 hp 0.0461 kW	1.75 V 17.5 dV 175 cV 1,750 mV
Athlon MP 1200	AHX1200DHS3C	$ 265.00 € 238.50 £ 214.65 ¥ 27,382.45	5 June 2001	1.2 GHz 1,200 MHz 1,200,000 kHz	9		1.55 V 15.5 dV 155 cV 1,550 mV
Athlon MP 1200	AHX1200ANS3B	$ 265.00 € 238.50 £ 214.65 ¥ 27,382.45	5 June 2001	1.2 GHz 1,200 MHz 1,200,000 kHz	12		1.8 V 18 dV 180 cV 1,800 mV
Athlon MP 1200	AHX1200AMS3C	$ 265.00 € 238.50 £ 214.65 ¥ 27,382.45	5 June 2001	1.2 GHz 1,200 MHz 1,200,000 kHz	9	54.7 W 54,700 mW 0.0734 hp 0.0547 kW	1.75 V 17.5 dV 175 cV 1,750 mV
Athlon MP 1500+	AMP1500DMS3C	$ 180.00 € 162.00 £ 145.80 ¥ 18,599.40	15 October 2001	1.333 GHz 1,333 MHz 1,333,000 kHz	10	60 W 60,000 mW 0.0805 hp 0.06 kW	1.75 V 17.5 dV 175 cV 1,750 mV
Athlon MP 1600+	AMP1600DMS3C	$ 210.00 € 189.00 £ 170.10 ¥ 21,699.30	15 October 2001	1.4 GHz 1,400 MHz 1,400,000 kHz	10.5	62.8 W 62,800 mW 0.0842 hp 0.0628 kW	1.75 V 17.5 dV 175 cV 1,750 mV
Athlon MP 1800+	AMP1800DMS3C	$ 302.00 € 271.80 £ 244.62 ¥ 31,205.66	15 October 2001	1.533 GHz 1,533 MHz 1,533,000 kHz	11.5	66 W 66,000 mW 0.0885 hp 0.066 kW	1.75 V 17.5 dV 175 cV 1,750 mV
Athlon MP 1900+	AMP1900DMS3C	$ 319.00 € 287.10 £ 258.39 ¥ 32,962.27	12 December 2001	1.6 GHz 1,600 MHz 1,600,000 kHz	12	66 W 66,000 mW 0.0885 hp 0.066 kW	1.75 V 17.5 dV 175 cV 1,750 mV
Athlon MP 2000+	AMP2000DMS3C	$ 319.00 € 287.10 £ 258.39 ¥ 32,962.27	13 March 2002	1.667 GHz 1,667 MHz 1,667,000 kHz	12.5	66 W 66,000 mW 0.0885 hp 0.066 kW	1.75 V 17.5 dV 175 cV 1,750 mV
Athlon MP 2100+	AMP2100DMS3C	$ 262.00 € 235.80 £ 212.22 ¥ 27,072.46	19 June 2002	1.733 GHz 1,733 MHz 1,733,000 kHz	13	66 W 66,000 mW 0.0885 hp 0.066 kW	1.75 V 17.5 dV 175 cV 1,750 mV
Count: 10

Documents

Datasheets

AMD Athlon MP Processor Model 6 Data Sheet Multiprocessor-Capable for Workstation and Server Platforms; Publication # 24685; Rev.: B; Issue Date: June 2001.
AMD Athlon MP Processor Model 6 OPGA Data Sheet for Multiprocessor Platforms; Publication # 25480 Rev: D; Issue Date: June 2002.
AMD Athlon MP Processor Model 8 Data Sheet for Multiprocessor Platforms; Publication # 25722 Rev. E; Issue Date: March 2003.
AMD Athlon MP Processor Model 10 Data Sheet for Multiprocessor Platforms; Publication # 26426 Rev. C; Issue Date: October 2003.

Others

System Considerations for Dual AMD Athlon MP Processors in Tower and 1U Form Factors; Publication # 25325; Rev: B; August 2002.

@@ Line 70: / Line 70: @@
 === {{amd|Palomino|l=core}} Core ===
-Palomino-based microprocessors (i.e. Model 6) were manufactured on AMD's mature [[180 nm process]] copper interconnect technology at Fab 30 foundry in [[wikipedia:Dresden, Germany|Dresden, Germany]]. The core implements an exclusive 256 [[KiB]] [[L2$]] and a 128 KiB [[L1$]]. As with all [[Socket A]] processors ({{decc|EV6}} system bus), Athlon MP operate on a 133 MHz FSB DDR (double data rate) yielding an effective 266 MT/s transfer rate (note that 'B' models operated at a lower FSB of 100 MHz). These processors support {{x86|MMX}}, {{x86|SSE}}, {{x86|Enhanced 3DNow!}}, and {{amd|SmartMP Technology}}. AMD came short with Palomino by not supporting {{x86|SSE2}} which came out in the various {{intel|Pentium 4}} that were released by [[Intel]] around the same time.
+Palomino-based microprocessors (i.e. Model 6) were manufactured on AMD's mature [[180 nm process]] copper interconnect technology at Fab 30 foundry in [[wikipedia:Dresden, Germany|Dresden, Germany]]. The core implements an exclusive 256 [[KiB]] [[L2$]] and a 128 KiB [[L1$]]. As with all [[Socket A]] processors ({{decc|EV6}} system bus), Athlon MP operate on a 133 MHz FSB DDR (double data rate) yielding an effective 266 MT/s transfer rate (note that 'B' models operated at a lower FSB of 100 MHz). These processors support {{x86|MMX}}, {{x86|SSE}}, {{x86|Enhanced 3DNow!}}, and {{amd|SmartMP Technology}}. AMD came short with Palomino by not supporting {{x86|SSE2}} which came out in the various {{intel|Pentium 4}} models that were released around the same time.
 <!-- NOTE:
             This table is generated automatically from the data in the actual articles.

designer	AMD +
first announced	June 5, 2001 +
first launched	June 5, 2001 +
full page name	amd/athlon mp +
instance of	microprocessor family +
instruction set architecture	x86 +
main designer	AMD +
manufacturer	AMD +
microarchitecture	K7 +
name	Athlon MP +
package	CPGA-453 +
process	180 nm (0.18 μm, 1.8e-4 mm) + and 130 nm (0.13 μm, 1.3e-4 mm) +
socket	Socket A +
technology	CMOS +
word size	32 bit (4 octets, 8 nibbles) +

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple

Cavium

HiSilicon

MediaTek

NXP

Qualcomm

Renesas