From WikiChip
Search results

Page title matches

Page text matches

  • ...16 through 23. Because the company ID is a relatively new addition, legacy processors have it defined as 0. The linux kernel defines the following values:<ref>[h | 0x030000 || [[Alchemy]], [[AMD]], [[RMI]] ({{alchemy|Alchemy}} processors)
    5 KB (802 words) - 03:15, 20 March 2022
  • ...lly known as '''Programming languages - C - Extensions to support embedded processors''' is a technical reported approved by ISO for publication which specifies ...f the machine's address spaces. Such ability is often required in embedded processors that perform special operators. The technical report added the ability to n
    3 KB (398 words) - 07:52, 4 January 2015
  • ...re itself, but rather to allow others to integrate their own IP such as co-processors
    4 KB (434 words) - 03:31, 15 February 2016
  • ...s a family of high-end performance {{arch|64}} [[x86-64]] [[microprocessor|processors]] designed by [[Intel]] for high-end desktops and laptops. It was introduce ...the entry-level consumer performance {{intel|Core i3}}. Likewise, Core i7 processors offer the most complete set of features
    43 KB (5,739 words) - 21:30, 22 April 2024
  • ...main [[Haswell]] die but is packaged together with it. Crystal Well based processors started shipping in the third quarter of 2013. == Processors ==
    2 KB (371 words) - 02:53, 15 February 2017
  • ...]'s [[Core i7]], [[Texas Instruments]] custom [[ASIC]]s, and [[Freescale]] processors. ...micro-FCBGA''' is a line of fcBGA packages that ships with Intel's line of processors.
    2 KB (239 words) - 07:17, 17 December 2013
  • Microprocessors are [[instruction set processors]] (ISPs), meaning they operate on a predefined [[instruction set|set of ins
    8 KB (1,149 words) - 00:41, 16 September 2019
  • ...f> The Arduino is an open-source hardware project that use 8-bit to 32-bit processors. The Arduino has a [[C]] compiler with a set of {{arduino|standard librarie
    3 KB (520 words) - 16:56, 19 December 2015
  • ...cus on high-bandwidth, large-memory, and highly concurrent workloads. Xeon processors typically incorporate a large number of [[cores]], large [[cache]], and sup
    13 KB (1,417 words) - 12:37, 22 December 2018
  • ...small [[microcontrollers]], [[programmable logic device|PLDs]] and [[soft processors]].
    682 bytes (91 words) - 12:10, 21 July 2018
  • ...uent components to determine the course of action that must be taken. Some processors have a dedicated storage space for such flags called a [[flag register]]. W
    687 bytes (100 words) - 13:54, 12 April 2014
  • * {{cite techdoc|title=Revision Guide for AMD Family 19h Models 10h-1Fh Processors|url=https://www.amd.com/system/files/TechDocs/57095-PUB_1.00.pdf|publ=AMD|p
    4 KB (693 words) - 01:48, 2 April 2023
  • * {{cite techdoc|title=Revision Guide for AMD Family 19h Models 10h-1Fh Processors|url=https://www.amd.com/system/files/TechDocs/57095-PUB_1.00.pdf|publ=AMD|p
    4 KB (666 words) - 01:48, 2 April 2023
  • ...n their products. While they no longer sell such chips, they still use ARM processors in various products (e.g. in their FPGAs) as well as still retain full a ar '''[[Many-core]]:'''
    9 KB (1,150 words) - 00:03, 2 October 2022
  • ...ames, and thousands of other electronic products. Over one hundred million processors were sold.
    6 KB (711 words) - 04:39, 26 April 2017
  • ...microprocessors. The GT3e is identical to the GT3 level integrated graphic processors with an additional L4$ of {{intel|crystal well|128 MB eDRAM}}.
    2 KB (300 words) - 19:39, 3 January 2016
  • 1 KB (176 words) - 17:29, 3 December 2016
  • ...microprocessors. The GT3e is identical to the GT3 level integrated graphic processors with an additional L4$ of eDRAM.
    3 KB (326 words) - 03:59, 4 January 2016
  • Integrated graphics processors are designed to make use of the existing resources in the computer system s
    804 bytes (121 words) - 17:03, 4 January 2016
  • 2 KB (181 words) - 13:08, 18 March 2017
  • ...in mid-range and high-end performance mobile ({{intel|Skylake U|l=core}}) processors. This GPU incorporates 64 MiB of [[eDRAM]] side cache on-chip for added per == Processors with Iris Graphics 540 ==
    4 KB (470 words) - 17:01, 9 July 2017
  • ...in mid-range and high-end performance mobile ({{intel|Skylake U|l=core}}) processors. This GPU incorporates 64 MiB of [[eDRAM]] side cache on-chip for added per == Processors with Iris Graphics 550 ==
    4 KB (475 words) - 06:43, 8 May 2018
  • == 24-bit digital signal processors ==
    484 bytes (58 words) - 11:06, 28 May 2017
  • * {{\\|SX}} [[vector processors]]
    874 bytes (78 words) - 14:46, 30 November 2019
  • ...plicity, being an [[in-order]] dual-issue pipelined CPU. All Bonnell-based processors were manufactured on Intel's [[45 nm process]]. ...re designed for the [[Mobile Internet Devices]] (MID) market. Silverthorne processors have 56 [[KiB]] of L1$ and 512 KiB of L2. Silverthorne has support for the
    17 KB (2,292 words) - 09:32, 16 July 2019
  • ...essors included {{amd|Argon}}, {{amd|Pluto}}, and {{amd|Orion}}-core based processors. Later microprocessors (starting with {{amd|Thunderbird}} core-based) intro ...rs.pdf|Methodologies for Measuring Temperature on AMD Athlon and AMD Duron Processors Application Note]]; Publication # 24228; Revision: E; Issue Date: January 2
    10 KB (1,163 words) - 10:41, 26 February 2019
  • ...tel|Celeron|Celeron family}}. Pentium is Intel's longest serving family of processors. ...}} to low-end processors. Pentium is still presently a line of entry-level processors. In 2014 Intel released the ''Pentium 20th Anniversary Edition'' commemorat
    10 KB (1,057 words) - 19:30, 1 November 2021
  • Introduced in 2012, the original Athlon X4 processors were based on the {{amd|Piledriver|l=arch}} microarchitecture. In 2014 a nu
    3 KB (333 words) - 21:33, 27 May 2023
  • ...nd FMA3 instructions. Manufactured in [[32 nm]] and later [[28 nm]], these processors have a 4 MB (2x2 MB 16-way set associative) L2$ and no L3$.
    6 KB (619 words) - 05:05, 2 January 2019
  • ...processors have 4 MB (2x2 MB 16-way set associative) L2$ and no L3$. These processors have Virtualization and {{amd|Turbo Core}} 3.0 support.
    6 KB (700 words) - 15:43, 1 December 2019
  • ...rst introduced by [[Intel]] in early 2015. The x3 is the low-end family of processors designed for the mobile market below the {{intel|Atom x5|x5}} and {{intel|A * [[:File:atom-x3-c3000-brief.pdf|Intel Atom x3 Processors Product Brief, 2015]]
    3 KB (425 words) - 17:29, 3 December 2016
  • ...15. This is Intel's flagship line of mobile and [[internet of things|IoT]] processors, a tier above the {{intel|Atom x5}}.
    4 KB (540 words) - 06:21, 26 October 2016
  • ...} and Server/HEDT {{intel|Skylake SP|l=core}}/{{intel|Skylake X|X|l=core}} processors. ...onductor engineers) and the process which is used by IBM for their various processors. This process was designed by IBM for their very large chips with effective
    17 KB (2,243 words) - 19:32, 25 May 2023
  • ...antity]]''' property representing the maximum memory size supported by the processors. '''This property adheres to the [[WikiChip:data size units policy]].'''
    506 bytes (61 words) - 20:29, 12 April 2017
  • {{comp table header|main|10:List of Braswell-based Processors}}
    4 KB (488 words) - 19:42, 5 October 2020
  • ** [[:File:45nmSummaryFoils.pdf|New Intel 45 nm Processors]]
    5 KB (602 words) - 05:51, 20 July 2018
  • Intel sold Bonnell-based processors under the '''{{intel|Atom}}''' brand. Additionally, manufacturers were allo ...Core|l=arch}} architecture (specficially the then-new {{intel|Core 2 Duo}} processors.
    38 KB (5,468 words) - 20:29, 23 May 2019
  • ...a lightweight in-die interconnect (IDI) - same one used in the {{\\|Core}} processors. The use of IDI should have noticeable performance impact per thread.
    9 KB (1,160 words) - 09:35, 25 September 2019
  • ...[[system on chip]]s for the ultra-low power (ULP) devices. Goldmont-based processors and SoCs are part of the {{intel|Atom}}, {{intel|Pentium (2009)|Pentium}},
    7 KB (956 words) - 23:05, 23 March 2020
  • ** {{intel|Pentium}}, an extended family of processors ** {{intel|Pentium (1992)}}, a family of processors introduced in 1992 (the "original" Pentium)
    559 bytes (67 words) - 11:29, 11 October 2017
  • ...t-side bus|FSB]] replaced with {{intel|Direct Media Interface}} 1.0. These processors use {{packages|Socket-G1}}. They all have the following features: ...32 nm process]], mobile {{intel|Sandy Bridge|l=arch}}-based budget Pentium processors were introduced in mid-[[2011]]. Mobile Pentium uses {{intel|FCBGA-1023}} p
    20 KB (2,661 words) - 00:45, 11 October 2017
  • ...uced in April of 1998, Celeron is Intel's second longest serving family of processors after {{intel|Pentium}}. ...t-side bus|FSB]] replaced with {{intel|Direct Media Interface}} 1.0. These processors use {{packages|Socket-G1}}. They all have the following features:
    25 KB (3,201 words) - 03:13, 22 September 2018
  • ...is a family of {{arch|64}} multi-core [[x86]] [[microserver]] single-chip processors introduced by [[Intel]] in March of 2015. Xeon D chips are aimed at filling {{comp table header|main|11:List of Broadwell DE-based Processors}}
    13 KB (1,784 words) - 08:04, 6 April 2019
  • ...randed as 5th Generation Intel {{intel|Core}} processors. For server class processors, Intel branded it as {{intel|Xeon E3|Xeon E3 v4}}, {{intel|Xeon E5|Xeon E5 ...class="comptable-header"><th>&nbsp;</th><th colspan="19">List of Broadwell Processors</th></tr>
    14 KB (1,891 words) - 14:37, 6 January 2022
  • ...randed as 4th Generation Intel {{intel|Core}} processors. For server class processors, Intel branded it as {{intel|Xeon E3|Xeon E3 v3}}, {{intel|Xeon E5|Xeon E5 <tr class="comptable-header"><th>&nbsp;</th><th colspan="19">List of Haswell Processors</th></tr>
    27 KB (3,750 words) - 06:57, 18 November 2023
  • ...randed as 3rd Generation Intel {{intel|Core}} processors. For server class processors, Intel branded it as {{intel|Xeon E3|Xeon E3 v2}}, {{intel|Xeon E5|Xeon E5 ...ass="comptable-header"><th>&nbsp;</th><th colspan="19">List of Ivy Bridge Processors</th></tr>
    5 KB (689 words) - 13:44, 2 May 2020
  • ...d Generation Intel {{intel|Core i3}}, {{intel|Core i5}}, {{intel|Core i7}} processors. For workstations it's branded as first generation {{intel|Xeon E3}}. | {{intel|Sandy Bridge M|l=core}} || SNB-M || Mobile processors
    84 KB (13,075 words) - 00:54, 29 December 2020
  • ...op and mobile, Westmere was branded as 1st Generation Intel {{intel|Core}} processors. ...la}} || [[2 cores|2]](4) || {{tchk|yes}} || Mainstream desktop performance processors
    10 KB (1,258 words) - 21:07, 9 March 2018
  • <tr class="comptable-header"><th>&nbsp;</th><th colspan="20">List of Nehalem Processors</th></tr>
    4 KB (459 words) - 21:44, 26 December 2023
  • ...h Generation Intel {{intel|Core i3}}, {{intel|Core i5}}, {{intel|Core i7}} processors. For workstations it's branded as {{intel|Xeon E3|Xeon E3 v5}}. ...(AVX512F + AVX512CD + AVX512BW + AVX512DQ + AVX512VL). Additionally, those processors Memory Protection Keys for Userspace (PKU), {{x86|PCOMMIT}}, and {{x86|CLWB
    79 KB (11,922 words) - 06:46, 11 November 2022

View (previous 50 | next 50) (20 | 50 | 100 | 250 | 500)