From WikiChip
Willow Cove - Microarchitectures - Intel
< intel‎ | microarchitectures
Revision as of 20:52, 6 October 2020 by 70.175.128.95 (talk) (Architecture)

Edit Values
Willow Cove µarch
General Info
Arch TypeCPU
DesignerIntel
ManufacturerIntel
Introduction2020
Process10 nm
Instructions
ISAx86-64
Succession

Willow Cove is the successor to Sunny Cove, a high-performance 10 nm x86 core microarchitecture designed by Intel for an array of server and client products, including Tiger Lake.

History

Intel Core roadmap

Willow Cove was originally unveiled by Intel at their 2018 architecture day. Willow Cove is intended to succeed Sunny Cove in the 2020 timeframe.

Process Technology

Willow Cove is designed to take advantage of Intel's 10 nm process (10nm SuperFin).

Architecture

Key changes from Sunny Cove

  • Expanded L2 Cache (512KB 8-way → 1.25MB 20-way)
  • 50% Expanded L3 Cache (8MB 16-way → 12MB 12-way)
  • Memory Subsystem with more bandwidth and LPDDR5 support
  • New Total Memory Encryption(TME) feature

This list is incomplete; you can help by expanding it.

New instructions

Willow Cove introduced a number of new instructions:

  • Control-flow Enforcement Technology (CET) enhancements
  • MOVDIR - Direct stores
  • Additional AVX-512 extensions:

Only on server parts (Sapphire Rapids):

  • ENQCMD - Enqueue Stores
  • Intel Advanced Matrix Extensions (Intel AMX)

Bibliography

  • Intel Architecture Day 2018, December 11, 2018
codenameWillow Cove +
designerIntel +
first launched2020 +
full page nameintel/microarchitectures/willow cove +
instance ofmicroarchitecture +
instruction set architecturex86-64 +
manufacturerIntel +
microarchitecture typeCPU +
nameWillow Cove +
process10 nm (0.01 μm, 1.0e-5 mm) +