Edit Values
Socket FS1
General Info
Designer	AMD
Introduction	June 14, 2011 (launched)
Market	Mobile
Microarchitecture	K10
TDP	45 W 45,000 mW 0.0603 hp 0.045 kW
Package
Name	OPGA-722
Type	Organic Micro Pin Grid Array
Contacts	722
Dimension	35.00 mm 3.5 cm 1.378 in × 35.00 mm 3.5 cm 1.378 in
Pitch	1.2192 mm 0.048 in
Socket
Name	Socket FS1
Type	PGA

Socket FS1 was the socket for OPGA-722-packaged AMD mobile microprocessors, the first generation of APUs, "Fusion" processors with integrated graphics. Its counterpart for desktop processors is Socket FM1. Socket FS1 succeeded Socket S1 and was superseded by Socket FS1r2.

Socket FS1 was used in the "Sabine" platform for mainstream notebooks. All processors for Socket FS1, codename "Llano", are members of AMD's Family 12h with 2 or 4 CPU cores based on the K10 microarchitecture, and were fabricated on a 32 nm SOI process.

Features

• 722-pin lidless micro pin grid array package, 1.2192 mm (0.048") pitch, 28 × 28 pins, 35 × 35 mm, organic substrate

• 2 × 64 bit DDR3 SDRAM interface up to 800 MHz, PC3-12800 (DDR3-1600), 25.6 GB/s
  • Up to 2 SR/DR UDIMMs or SODIMMs (1 per channel), no ECC support
  • JEDEC 1.5V, 1.35V

• PCIe Gen 1.0 and 2.0 (5 GT/s)
  • Configurable x16 external graphics card (GFX) link (x16, x8, x4, up to 2 ports, DDI)
  • Configurable x4 General Purpose Ports (1x4, 2x2, 1x2 + 2x1, 4x1)
  • x4 Unified Media Interface to FCH

• Two independent display controllers
  • Six Digital Display Interfaces
    • 2 × single link
    • 4 × multiplexed with 1×4 (dual link DVI 1×8) GFX lanes each
  • DisplayPort 1.2 / eDP 1.0 up to 2560 × 1600 at 60 Hz and 30 bpp, HDCP, DP++, DP audio
  • Single/dual link DVI up to 2560 × 1600 at 60 Hz and 24 bpp, HDCP
  • HDMI 1.4a up to 1920 × 1200 at 60 Hz and 30 bpp, HDCP

Chipsets

• AMD FCH A50M/A60M/A55T/A70M/A68M, codename "Hudson-M1/M2/M2T/M3/M3L"
• AMD FCH A76M, codename "Bolton-M3"

Processors using Socket FS1

• AMD A-Series 3000 APU
• AMD E2-Series 3000 APU

	List of all Socket FS1-based Processors
Model	Price	Process	Launched	µarch	Family	Core	C	T	Freq	Turbo	TDP
Count: 0

Package Diagram

OPGA-722 package LN1, Part No. 30934 and 31013, for quad-core processor models and dual-core models which use a quad-core chip with two disabled cores. All dimensions in millimeters.

OPGA-722 package LN2, Part No. 30937, for dual-core processor models. All dimensions in millimeters.

Socket Outline

All dimensions in millimeters.

Pin Map

References

• "Socket FS1 Design Specification", AMD Publ. #44455, Rev. 3.00, August 2011
• "Revision Guide for AMD Family 12h Processors", AMD Publ. #44739, Rev. 3.10, March 21, 2012
• "BIOS and Kernel Developer’s Guide (BKDG) For AMD Family 12h Processors", AMD Publ. #41131, Rev. 3.02, October 6, 2011

See also

• Socket S1
• Socket FS1r2
• Socket FM1