Semiconductor & Computer Engineering
-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
SX-Aurora - Microarchitectures - NEC
< nec
| Edit Values | |
| SX-Aurora µarch | |
| General Info | |
| Arch Type | VPU |
| Designer | NEC |
| Manufacturer | TSMC |
| Introduction | 2018 |
| Core Configs | 8 |
| Pipeline | |
| Type | Superscalar, Pipelined |
| OoOE | Yes |
| Speculative | Yes |
| Reg Renaming | Yes |
| Stages | 8 |
| Decode | 4-way |
| Cache | |
| L1I Cache | 32 KiB/core |
| L1D Cache | 32 KiB/core |
| L2 Cache | 256 KiB/core |
| L3 Cache | 16 MiB/chip |
| Succession | |
SX-Aurora is NEC's successor to the SX-ACE, a 16 nm microarchitecture for vector processors first introduced in 2018.
Retrieved from "https://en.wikichip.org/w/index.php?title=nec/microarchitectures/sx-aurora&oldid=84333"
Facts about "SX-Aurora - Microarchitectures - NEC"
| codename | SX-Aurora + |
| core count | 8 + |
| designer | NEC + |
| first launched | 2018 + |
| full page name | nec/microarchitectures/sx-aurora + |
| instance of | microarchitecture + |
| manufacturer | TSMC + |
| name | SX-Aurora + |
| pipeline stages | 8 + |