Semiconductor & Computer Engineering
-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
A12 Bionic - Apple
| Edit Values | |
| A12 Bionic | |
| General Info | |
| Designer | Apple |
| Manufacturer | TSMC |
| Model Number | A12 Bionic |
| Market | Mobile, Embedded |
| Introduction | September 12, 2017 (announced) September 21, 2017 (launched) |
| General Specs | |
| Family | Ax |
| Microarchitecture | |
| ISA | ARMv8.3 (ARM) |
| Microarchitecture | Vortex, Tempest |
| Core Name | Vortex, Tempest |
| Process | 7 nm |
| Transistors | 6,900,000,000 |
| Technology | CMOS |
| Word Size | 64 bit |
| Cores | 6 |
| Threads | 6 |
| Multiprocessing | |
| Max SMP | 1-Way (Uniprocessor) |
A12 Bionic is a 64-bit hexa-core ARM performance mobile system on a chip introduced by Apple in late 2018 as a successor to the A11.
Retrieved from "https://en.wikichip.org/w/index.php?title=apple/ax/a12&oldid=82442"
Facts about "A12 Bionic - Apple"
| core count | 6 + |
| core name | Vortex + and Tempest + |
| designer | Apple + |
| family | Ax + |
| first announced | September 12, 2017 + |
| first launched | September 21, 2017 + |
| full page name | apple/ax/a12 + |
| instance of | microprocessor + |
| isa | ARMv8.3 + |
| isa family | ARM + |
| ldate | September 21, 2017 + |
| manufacturer | TSMC + |
| market segment | Mobile + and Embedded + |
| max cpu count | 1 + |
| microarchitecture | Vortex + and Tempest + |
| model number | A12 Bionic + |
| name | A12 Bionic + |
| process | 7 nm (0.007 μm, 7.0e-6 mm) + |
| smp max ways | 1 + |
| technology | CMOS + |
| thread count | 6 + |
| transistor count | 6,900,000,000 + |
| word size | 64 bit (8 octets, 16 nibbles) + |