Semiconductor & Computer Engineering
-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Vulcan - Microarchitectures - Cavium
< cavium
| Edit Values | |
| Vulcan µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | Broadcomm |
| Manufacturer | TSMC |
| Introduction | 2018 |
| Process | 16 nm |
| Core Configs | 16, 20, 24, 28, 30, 32 |
| Pipeline | |
| Type | Superscalar, Superpipeline |
| OoOE | Yes |
| Speculative | Yes |
| Reg Renaming | Yes |
| Stages | 13-15 |
| Decode | 4-way |
| Instructions | |
| ISA | ARMv8.1 |
| Extensions | NEON |
| Cache | |
| L1I Cache | 32 KiB/core 8-way set associative |
| L1D Cache | 32 KiB/core 8-way set associative |
| L2 Cache | 256 KiB/core 8-way set associative |
| L3 Cache | 1 MiB/core |
Vulcan is a high-performance 64-bit ARM microarchitecture designed by Broadcom and later Cavium for the server market.
Introduced in 2018, Vulcan-based microprocessors are branded as part of the ThunderX2 family.
Retrieved from "https://en.wikichip.org/w/index.php?title=cavium/microarchitectures/vulcan&oldid=78822"
Facts about "Vulcan - Microarchitectures - Cavium"
| codename | Vulcan + |
| core count | 16 +, 20 +, 24 +, 28 +, 30 + and 32 + |
| designer | Broadcomm + |
| first launched | 2018 + |
| full page name | cavium/microarchitectures/vulcan + |
| instance of | microarchitecture + |
| instruction set architecture | ARMv8.1 + |
| manufacturer | TSMC + |
| microarchitecture type | CPU + |
| name | Vulcan + |
| pipeline stages (max) | 15 + |
| pipeline stages (min) | 13 + |
| process | 16 nm (0.016 μm, 1.6e-5 mm) + |