-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Knights Ferry - Microarchitectures - Intel
< intel | microarchitectures
Edit Values | |
Knights Ferry µarch | |
General Info | |
Arch Type | GPU |
Designer | Intel |
Manufacturer | Intel |
Introduction | May 31, 2010 |
Phase-out | 2011 |
Process | 45 nm |
Core Configs | 32 |
Instructions | |
ISA | x86 |
Extensions | L1OM |
Succession | |
Knights Ferry |
Knights Ferry (KNF) was the successor to Larrabee, a 45 nm] many-core microarchitecture designed by intel for high performance computing.
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/microarchitectures/knights_ferry&oldid=77113"
Facts about "Knights Ferry - Microarchitectures - Intel"
codename | Knights Ferry + |
core count | 32 + |
designer | Intel + |
first launched | May 31, 2010 + |
full page name | intel/microarchitectures/knights ferry + |
instance of | microarchitecture + |
instruction set architecture | x86 + |
manufacturer | Intel + |
microarchitecture type | GPU + |
name | Knights Ferry + |
phase-out | 2011 + |
process | 45 nm (0.045 μm, 4.5e-5 mm) + |