Page title matches

Page text matches

• nvidia/microarchitectures/denver
  .... Native ARM decoder can issue up to 2 instructions per cycle, and up to 7 micro-operations are started per cycle when dynamic code translation is used. ...hich can generate up to 2 micro-ops per cycle. Also it can execute up to 7 micro-ops per-cycle directly from L1i cache. Denver has 7 execution units: 1 bran
  6 KB (825 words) - 09:10, 11 February 2020
• arm holdings/microarchitectures/cortex-a76
  ...The BPU comprises three stages in order to reduce latency with a 64-entry micro-BTB and a smaller 16-entry BTB. ...n the {{\\|Cortex-A57}} had an out-of-order window of 128 instructions). [[Micro-operations]] are broken down into their [[µOP]] constituents and are sched
  14 KB (2,183 words) - 17:15, 17 October 2020
• arm holdings/microarchitectures/cortex-a77
  ...The BPU comprises three stages in order to reduce latency with a 64-entry micro-BTB and a smaller 64-entry nano BTB which has been quadrupled in size from ...mos, this translates to roughly 2.5-3% in performance is extracted. The [[Micro-operations]] are broken down into their [[µOP]] constituents and are sched
  17 KB (2,555 words) - 06:08, 16 June 2023
• arm holdings/microarchitectures/cortex-a78
  ...\\|A77}} comprises three stages in order to reduce latency with a 64-entry micro-BTB and a smaller 64-entry nano BTB. Arm says that certain structures were ...ules was slightly shrunk, however the exact size was not disclosed. The [[Micro-operations]] are broken down into their [[µOP]] constituents and are sched
  21 KB (3,067 words) - 09:25, 31 March 2022
• intel/configurable spatial accelerator
  ...erators. Those operators correspond to a [[micro-instruction]] or a set of micro-instructions. Some PEs are as simple as an integer operation or more comple ...network during a mode controlled through the mezzanine controllers. These micro-protocols allow each class of PEs to interact with the runtime service. Thi
  14 KB (2,130 words) - 20:19, 2 October 2018
• micro-instruction
  #REDIRECT [[micro-operation]]
  29 bytes (2 words) - 02:19, 1 October 2018
• intel/microarchitectures/sunny cove
  In the back-end, the micro-operations visit the [[reorder buffer]]. It's there where register allocati ...with {{\\|Skylake}}, the µOP cache operates on 64-byte fetch windows. The micro-operation cache is competitively shared between the two threads and can als
  34 KB (5,187 words) - 06:27, 17 February 2023
• arm holdings/microarchitectures/arm9
  * [[RF Micro Devices]]
  4 KB (391 words) - 03:45, 9 October 2020
• tsmc/cowos
  ...nterconnect density and performance. Individual chips are bonded through [[micro-bumps]] on a silicon interposer forming a chip-on-wafer (CoW). The CoW is t
  6 KB (950 words) - 16:12, 15 May 2024
• centaur/microarchitectures/cha
  ...µOPs. For fused instructions, those instructions are decoded into a fused micro-operations which remain fused for its remaining lifetime. In other words, t Following decode, instructions are queued up in the micro-operation queue which serves to decouple the front-end from the back-end.
  24 KB (3,792 words) - 04:37, 30 September 2022
• amd/packages/socket 754
  * 754-pin micro pin grid array, 1.27 mm pitch, 29 × 29 pins, 40 × 40 mm organic substrate
  5 KB (662 words) - 09:51, 29 January 2020
• amd/packages/socket 940
  * 940-pin lidded micro pin grid array, 1.27 mm pitch, 31 × 31 pins, 40 × 40 mm, ceramic or organ ...ana N, et al. "The AMD Opteron Processor for Multiprocessor Servers", IEEE Micro 23(2):66–76, March 2003
  4 KB (576 words) - 15:27, 30 January 2020
• amd/packages/socket 939
  * 939-pin lidded micro pin grid array, 1.27 mm pitch, 31 × 31 pins, 40 × 40 mm organic substrate
  4 KB (490 words) - 22:47, 9 February 2020
• amd/List of AMD publications
  ...ps://www.amd.com/system/files/TechDocs/21810.pdf Troubleshooting Guide for Micro Power Off Mode on ÉlanSC300 and ÉlanSC310 Microcontrollers and Evaluation |||||The AMD Opteron Processor for Multiprocessor Servers||2003-04-29||IEEE Micro. 23 (2): 66-76. [[wikipedia:Digital object identifier|doi]]:[https://doi.or
  181 KB (24,894 words) - 16:24, 12 June 2024
• amd/packages/socket am2
  |package type=Organic Micro Pin Grid Array * 940-pin lidded micro pin grid array package, 1.27 mm pitch, 31 × 31 pins, 40 × 40 mm, organic
  7 KB (1,029 words) - 18:40, 22 February 2020
• amd/packages/socket am2+
  |package type=Organic Micro Pin Grid Array * 940-pin lidded micro pin grid array package, 1.27 mm pitch, 31 × 31 pins, 40 × 40 mm, organic
  8 KB (1,212 words) - 19:01, 22 February 2020
• amd/packages/socket am3
  |package type=Organic Micro Pin Grid Array * 938/940-pin lidded micro pin grid array package, 1.27 mm pitch, 31 × 31 pins, 40 × 40 mm, organic
  12 KB (1,960 words) - 12:23, 18 July 2020
• amd/packages/socket am3+
  |package type=Organic Micro Pin Grid Array * 938/940-pin lidded micro pin grid array package, 1.27 mm pitch, 31 × 31 pins, 40 × 40 mm, organic
  6 KB (822 words) - 15:01, 9 December 2022
• amd/packages/asb1
  |package type=Organic Micro Ball Grid Array * 812-pin lidless micro ball grid array package, 0.8-1.6 mm multi-pitch, 33 × 33 pins, 27 × 27 mm
  3 KB (481 words) - 16:24, 16 March 2023
• amd/packages/asb2
  |package type=Organic Micro Ball Grid Array * 812-pin lidless micro ball grid array package, 0.8-1.6 mm multi-pitch, 33 × 33 pins, 27 × 27 mm
  4 KB (527 words) - 16:25, 16 March 2023

View (previous 20 | next 20) (20 | 50 | 100 | 250 | 500)