Page title matches

Page text matches

• amd/k6-2
  Three different types of K6-2 models were sold: Desktop PCs, Mobile, and Embedded systems. This table is generated automatically from the data in the actual articles.
  13 KB (1,969 words) - 18:07, 2 October 2019
• amd/k6-iii
  Three different types of K6-III models were sold: Desktop PCs, Mobile, and Embedded systems. This table is generated automatically from the data in the actual articles.
  9 KB (1,264 words) - 02:29, 19 January 2017
• amd/microarchitectures/zen 2
  ...error causes a machine check exception, the core recovers by reloading the data from memory. The caches are ECC protected to correct single (and double?) b ...imilarly predicts dependencies between stores and loads accessing the same data in memory, e.g. local variables. Both functions use memory renaming to faci
  57 KB (8,701 words) - 22:11, 9 October 2022
• Template:accelerators
  -->{{#if: {{{encryption type|}}} | <tr><th style="width: 80px;">Types</th><td>{{{encryption type|}}}</td></tr> }}<!-- ...h: 80px;">Compression</th><td>Yes</td></tr>[[has hardware accelerators for data compression::true| ]] }}<!--
  4 KB (653 words) - 13:55, 29 December 2016
• wall
  == Types of walls == ...cult to extract enough parallelism, coupled with speculative execution and data dependencies
  1 KB (184 words) - 23:37, 15 January 2018
• Template:oc warning
  ...rated specifications. This can reduce the life of the chip, affect system data integrity, reduce system stability, and cause system components to fail. <
  485 bytes (72 words) - 01:10, 7 May 2017
• amd/cores/milan
  ...rollers support [[wikipedia:ECC memory|ECC memory]] and the following DIMM types:<ref name="amd-56873">{{cite techdoc|title=Memory Population Guidelines for ...| DIMM Type || colspan="2" | DIMM Population/Channel || rowspan="2" | Max. Data Rate<br/>(MT/s)
  19 KB (2,734 words) - 01:26, 31 May 2021
• amd/infinity fabric
  ...'') is a proprietary system [[interconnect architecture]] that facilitates data and control transmission across all linked components. This architecture is ...lable Control Fabric''' ('''SCF'''). The SDF is the primary means by which data flows around the system between endpoints (e.g. [[NUMA node]]s, [[PHY]]s).
  8 KB (1,271 words) - 21:50, 18 August 2020
• arm holdings/microarchitectures/arm6
  ...{{arm|history|previous ARM chips}} by featuring a full 32-bit address and data buses. To {{arm|26-bit|facilitate}} the larger address space, ARM (previous Because the ARM6 core now features a full 32-bit address and data buses, it breaks compatibility with prior code. ARM addressed this problem
  11 KB (1,679 words) - 21:00, 15 May 2024
• x86/avx-512
  ...saturation: min(max(0, x), 2^W - 1), where W is the destination data type width in bits. ...hey can perform any bitwise boolean operation with up to three inputs. The data type distinction is necessary because these instructions support write mask
  83 KB (13,667 words) - 15:45, 16 March 2023
• intel/microarchitectures/skylake (server)
  **** Adaptive Double Device Data Correction (ADDDC) ...sists of dedicated L1 TLB for instruction cache (ITLB) and another one for data cache (DTLB). Additionally there is a unified L2 TLB (STLB).
  52 KB (7,651 words) - 00:59, 6 July 2022
• neural processor
  ...mplete models. Inference accelerators are designed to input a new piece of data (e.g., a new camera shot), process it through the already trained model and === Data types ===
  5 KB (640 words) - 16:27, 26 September 2023
• accelerator
  == Types of accelerators == * '''Data-driven accelerators''' - accelerators that are operate on a set of data independent of the CPU
  4 KB (539 words) - 19:47, 2 April 2019
• intel/microarchitectures/cascade lake
  ** Higher data rate (2933 MT/s, up from 2666 MT/s) ...sists of dedicated L1 TLB for instruction cache (ITLB) and another one for data cache (DTLB). Additionally there is a unified L2 TLB (STLB).
  32 KB (4,535 words) - 05:44, 9 October 2022
• nervana/microarchitectures/spring crest
  ...neural processor]] microarchitecture designed by [[Intel Nervana]] for the data center and workstations. With the acquisition of [[Habana Labs]], Spring Cr ...n and highest power efficiency. Emphasis was placed on the reuse of on-die data and batched workloads.
  11 KB (1,646 words) - 13:35, 26 April 2020
• movidius/microarchitectures/shave v2.0
  * Full support for sparse data structures (matrix/array, random access) SHAVE supports a mixture of many different types of instructions belonging to a number of different classes of architectures
  12 KB (1,749 words) - 19:05, 20 January 2021
• Template:verilog guide
  * {{verilog|Data types}}
  1 KB (137 words) - 14:02, 27 March 2018
• amd/packages/socket tr4
  ...1.33&nbsp;GHz FCLK coupled to the bus clock of DDR4-2666 SDRAM gives a raw data rate of 5.33 GT/s per lane or 21.33&nbsp;GB/s in each direction.<!--Beck201 ...The interfaces were renumbered to reflect this. Two, rather than just one, Data Fabric on-package links connect the dies. Since each die actually implement
  86 KB (17,313 words) - 02:48, 13 March 2023
• amd/packages/socket sp3
  ...on processors which support eight memory channels and both UDIMM and RDIMM types. ...lade motherboard and collaterals including BOM, CAD file, CPLD programming data, Eagle layout, and schematic were published by the [https://opencompute.org
  110 KB (21,122 words) - 02:46, 13 March 2023
• nvidia/microarchitectures/nvdla
  ...fically optimized for [[convolutional neural networks]] (CNNs) as the main types of workloads deal with images and videos, although other [[neural networks| ...f the MACs remain constant for a number of cycles. This also helps reduces data transfers.
  5 KB (713 words) - 18:16, 1 September 2022

View (previous 20 | next 20) (20 | 50 | 100 | 250 | 500)