From WikiChip
Athlon 300U - AMD
< amd‎ | athlon
Revision as of 15:12, 7 January 2019 by David (talk | contribs)

Edit Values
Athlon 300U
General Info
DesignerAMD
ManufacturerGlobalFoundries
Model Number300U
Part NumberYM300UC4T2OFG
MarketMobile
IntroductionJanuary 6, 2019 (announced)
January 6, 2019 (launched)
ShopAmazon
General Specs
FamilyAthlon
Series300
Frequency2,400 MHz
Turbo Frequency3,300 MHz (1 core)
Bus typePCIe 3.0
Clock multiplier24
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureZen+
Core NamePicasso
Process12 nm
Transistors4,940,000,000
TechnologyCMOS
Die209.78 mm²
Word Size64 bit
Cores4
Threads8
Max Memory64 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
TDP15 W
OP Temperature0° C – 105 °C
Packaging
Unknown package "amd,socket_fp5"

Athlon 300U is a 64-bit dual-core value x86 mobile microprocessor introduced by AMD in early 2019. This processor is based on AMD's Zen+ microarchitecture and is fabricated on a 12 nm process. The 300U operates at a base frequency of 2.4 GHz with a TDP of 15 W and a Boost frequency of 3.3 GHz. This APU supports up to 32 GiB of dual-channel DDR4-2400 memory and incorporates Radeon Vega 3 Graphics operating at up to 1 GHz.

Cache

Main article: Zen+ § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$192 KiB
196,608 B
0.188 MiB
L1I$128 KiB
131,072 B
0.125 MiB
2x64 KiB4-way set associative 
L1D$64 KiB
65,536 B
0.0625 MiB
2x32 KiB8-way set associativewrite-back
L2$1 MiB
1,024 KiB
1,048,576 B
9.765625e-4 GiB
  2x512 KiB8-way set associativewrite-back
L3$4 MiB
4,096 KiB
4,194,304 B
0.00391 GiB
  1x4 MiB  
Retrieved from "https://en.wikichip.org/w/index.php?title=amd/athlon/300u&oldid=85683"
Facts about "Athlon 300U - AMD"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Athlon 300U - AMD#pcie +
base frequency2,400 MHz (2.4 GHz, 2,400,000 kHz) +
bus typePCIe 3.0 +
clock multiplier24 +
core count4 +
core namePicasso +
designerAMD +
die area209.78 mm² (0.325 in², 2.098 cm², 209,780,000 µm²) +
familyAthlon +
first announcedJanuary 6, 2019 +
first launchedJanuary 6, 2019 +
full page nameamd/athlon/300u +
has ecc memory supporttrue +
instance ofmicroprocessor +
integrated gpuRadeon Vega 3 +
integrated gpu designerAMD +
integrated gpu execution units3 +
integrated gpu max frequency1,200 MHz (1.2 GHz, 1,200,000 KHz) +
isax86-64 +
isa familyx86 +
l1$ size192 KiB (196,608 B, 0.188 MiB) +
l1d$ description8-way set associative +
l1d$ size64 KiB (65,536 B, 0.0625 MiB) +
l1i$ description4-way set associative +
l1i$ size128 KiB (131,072 B, 0.125 MiB) +
l2$ description8-way set associative +
l2$ size1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) +
l3$ size4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) +
ldateJanuary 6, 2019 +
manufacturerGlobalFoundries +
market segmentMobile +
max cpu count1 +
max memory65,536 MiB (67,108,864 KiB, 68,719,476,736 B, 64 GiB, 0.0625 TiB) +
max memory bandwidth35.76 GiB/s (36,618.24 MiB/s, 38.397 GB/s, 38,397.008 MB/s, 0.0349 TiB/s, 0.0384 TB/s) +
max memory channels2 +
max operating temperature105 °C +
microarchitectureZen+ +
min operating temperature0° C +
model number300U +
nameAthlon 300U +
part numberYM300UC4T2OFG +
process12 nm (0.012 μm, 1.2e-5 mm) +
series300 +
smp max ways1 +
supported memory typeDDR4-2400 +
tdp15 W (15,000 mW, 0.0201 hp, 0.015 kW) +
technologyCMOS +
thread count8 +
transistor count4,940,000,000 +
turbo frequency (1 core)3,300 MHz (3.3 GHz, 3,300,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +