-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
MLU100 - Cambricon
Edit Values | |
MLU100 | |
General Info | |
Designer | Cambricon |
Manufacturer | TSMC |
Model Number | MLU100 |
Market | Server |
Introduction | November 7, 2017 (announced) May 3, 2018 (launched) |
General Specs | |
Family | MLU |
Frequency | 1,000 MHZ, 1,300 MHz |
Microarchitecture | |
ISA | MLUv100 |
Technology | CMOS |
Electrical | |
TDP | 80 W, 110 W |
MLU100 is a high-performance neural processor designed by Cambricon and introduced for the server market in mid-2018. The MLU100 is manufactured on TSMC's 16 nm process and operates at 1 GHz with a high-performance mode of 1.3 GHz.
Facts about "MLU100 - Cambricon"
base frequency | 1,300 MHz (1.3 GHz, 1,300,000 kHz) + |
designer | Cambricon + |
family | MLU + |
first announced | November 7, 2017 + |
first launched | May 3, 2018 + |
full page name | cambricon/mlu/mlu100 + |
has ecc memory support | true + |
instance of | microprocessor + |
isa | MLUv100 + |
ldate | May 3, 2018 + |
main image | + |
manufacturer | TSMC + |
market segment | Server + |
max memory bandwidth | 95.37 GiB/s (97,658.88 MiB/s, 102.403 GB/s, 102,402.758 MB/s, 0.0931 TiB/s, 0.102 TB/s) + |
max memory channels | 4 + |
model number | MLU100 + |
name | MLU100 + |
supported memory type | DDR4-3200 + |
tdp | 80 W (80,000 mW, 0.107 hp, 0.08 kW) + and 110 W (110,000 mW, 0.148 hp, 0.11 kW) + |
technology | CMOS + |