From WikiChip
Core i5-8500B - Intel
< intel‎ | core i5
Revision as of 12:14, 4 April 2018 by At32Hz (talk | contribs) (→‎Graphics)

Edit Values
Core i5-8500B
coffee lake h (front).png
General Info
DesignerIntel
ManufacturerIntel
Model Numberi5-8500B
MarketMobile
IntroductionApril 2, 2018 (announced)
April 2, 2018 (launched)
ShopAmazon
General Specs
FamilyCore i5
Seriesi5-8000
LockedYes
Frequency3,000 MHz
Turbo Frequency4,100 MHz (1 core)
Bus typeDMI 3.0
Bus rate4 × 8 GT/s
Clock multiplier30
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureCoffee Lake
Core NameCoffee Lake S
Process14 nm
TechnologyCMOS
Die126 mm²
Word Size64 bit
Cores6
Threads6
Max Memory64 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)

Core i5-8500B is a 64-bit hexa-core mid-range performance x86 desktop microprocessor introduced by Intel in early 2018. This processor, which is based on the Coffee Lake microarchitecture, is manufactured on Intel's 3rd generation enhanced 14nm++ process. The i5-8500B operates at a 3 GHz with a TDP of 65 W and a Turbo Boost frequency of up to 4.1 GHz. This chip supports up to 64 GiB of dual-channel DDR4-2666 memory and incorporates Intel's UHD Graphics 630 IGP operating at 350 MHz with a burst frequency of 1.10 GHz.


DIL16 Blank.svg Preliminary Data! Information presented in this article deal with a microprocessor or chip that was recently announced or leaked, thus missing information regarding its features and exact specification. Information may be incomplete and can change by final release.


Cache

Main article: Coffee Lake § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$386 KiB
395,264 B
0.377 MiB
L1I$192 KiB
196,608 B
0.188 MiB
6x32 KiB8-way set associative 
L1D$192 KiB
196,608 B
0.188 MiB
6x32 KiB8-way set associativewrite-back
L2$1.5 MiB
1,536 KiB
1,572,864 B
0.00146 GiB
  6x256 KiB4-way set associativewrite-back
L3$9 MiB
9,216 KiB
9,437,184 B
0.00879 GiB
  6x1.5 MiB12-way set associativewrite-back

Memory controller

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR4-2666
Supports ECCNo
Max Mem64 GiB
Controllers1
Channels2
Max Bandwidth39.74 GiB/s
40,693.76 MiB/s
42.671 GB/s
42,670.5 MB/s
0.0388 TiB/s
0.0427 TB/s
Bandwidth
Single 19.87 GiB/s
Double 39.74 GiB/s

Expansions

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIeRevision: 3.0
Max Lanes: 16
Configuration: 1x16, 2x8, 1x8+2x4


Graphics

[Edit/Modify IGP Info]

screen icon.svg
Integrated Graphics Information
GPUUHD Graphics 630
DesignerIntelDevice ID0x3E9B
Execution Units24Max Displays3
Max Memory64 GiB
65,536 MiB
67,108,864 KiB
68,719,476,736 B
Frequency350 MHz
0.35 GHz
350,000 KHz
Burst Frequency1,100 MHz
1.1 GHz
1,100,000 KHz
OutputDP, eDP, HDMI, DVI
Max Resolution
HDMI4096x2304 @24 Hz
DP4096x2304 @60 Hz
eDP4096x2304 @60 Hz
Standards
DirectX12
OpenGL4.5
OpenCL2.0
DP1.2
eDP1.4
HDMI1.4a
Additional Features
Intel Quick Sync Video
Intel InTru 3D
Intel Clear Video
Intel Clear Video HD
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/core_i5/i5-8500b&oldid=76506"
Facts about "Core i5-8500B - Intel"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Core i5-8500B - Intel#pcie +
base frequency3,000 MHz (3 GHz, 3,000,000 kHz) +
bus links4 +
bus rate8,000 MT/s (8 GT/s, 8,000,000 kT/s) +
bus typeDMI 3.0 +
clock multiplier30 +
core count6 +
core nameCoffee Lake S +
designerIntel +
device id0x3E9B +
die area126 mm² (0.195 in², 1.26 cm², 126,000,000 µm²) +
familyCore i5 +
first announcedApril 2, 2018 +
first launchedApril 2, 2018 +
full page nameintel/core i5/i5-8500b +
has ecc memory supportfalse +
has locked clock multipliertrue +
instance ofmicroprocessor +
integrated gpuUHD Graphics 630 +
integrated gpu base frequency350 MHz (0.35 GHz, 350,000 KHz) +
integrated gpu designerIntel +
integrated gpu execution units24 +
integrated gpu max frequency1,100 MHz (1.1 GHz, 1,100,000 KHz) +
integrated gpu max memory65,536 MiB (67,108,864 KiB, 68,719,476,736 B, 64 GiB) +
isax86-64 +
isa familyx86 +
l1$ size386 KiB (395,264 B, 0.377 MiB) +
l1d$ description8-way set associative +
l1d$ size192 KiB (196,608 B, 0.188 MiB) +
l1i$ description8-way set associative +
l1i$ size192 KiB (196,608 B, 0.188 MiB) +
l2$ description4-way set associative +
l2$ size1.5 MiB (1,536 KiB, 1,572,864 B, 0.00146 GiB) +
l3$ description12-way set associative +
l3$ size9 MiB (9,216 KiB, 9,437,184 B, 0.00879 GiB) +
ldateApril 2, 2018 +
main imageFile:coffee lake h (front).png +
manufacturerIntel +
market segmentMobile +
max cpu count1 +
max memory65,536 MiB (67,108,864 KiB, 68,719,476,736 B, 64 GiB, 0.0625 TiB) +
max memory bandwidth39.74 GiB/s (40,693.76 MiB/s, 42.671 GB/s, 42,670.5 MB/s, 0.0388 TiB/s, 0.0427 TB/s) +
max memory channels2 +
microarchitectureCoffee Lake +
model numberi5-8500B +
nameCore i5-8500B +
process14 nm (0.014 μm, 1.4e-5 mm) +
seriesi5-8000 +
smp max ways1 +
supported memory typeDDR4-2666 +
technologyCMOS +
thread count6 +
turbo frequency (1 core)4,100 MHz (4.1 GHz, 4,100,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +