Semiconductor & Computer Engineering
From WikiChip
Myriad 1 MA1110 - Intel Movidius
| Edit Values | |
| Myriad 1 MA1110 | |
| General Info | |
| Designer | Movidius |
| Manufacturer | TSMC |
| Model Number | MA1110 |
| Market | Embedded, Mobile |
| Introduction | January 15, 2009 (announced) June, 2009 (launched) |
| General Specs | |
| Family | Myriad |
| Series | 1 |
| Frequency | 180 MHz |
| Microarchitecture | |
| ISA | SPARC V8 (SPARC), SHAVE (SHAVE) |
| Microarchitecture | LEON3, SHAVE v2.0 |
| Process | 65 nm |
| Technology | TSMC |
| Word Size | 32 bit |
| Cores | 9 |
| Threads | 9 |
| Electrical | |
| Vcore | 1.2 V |
| VI/O | 2.5 V |
Myriad 1 MA1110 was a vision processing accelerator designed by Movidius and introduced in 2009.
Overview
The MA1110 is a vision accelerator designed to work alongside a main host processors, typically in a mobile or embedded device. The MA1110 consists of a single SPARC V8 LEON3 core which is used for management and control and eight SHAVE v2.0 core which are the workhorse of this chip. Each core has 128 KiB of cache. The eight SHAVE cores together are capable of 20GFLOPS of processing power at just a few 100s milliwatt of power.
Facts about "Myriad 1 MA1110 - Intel Movidius"
| base frequency | 180 MHz (0.18 GHz, 180,000 kHz) + |
| core count | 9 + |
| core voltage | 1.2 V (12 dV, 120 cV, 1,200 mV) + |
| designer | Movidius + |
| family | Myriad + |
| first announced | January 15, 2009 + |
| first launched | June 2009 + |
| full page name | movidius/myriad/ma1110 + |
| instance of | microprocessor + |
| io voltage | 2.5 V (25 dV, 250 cV, 2,500 mV) + |
| isa | SPARC V8 + and SHAVE + |
| isa family | SPARC + and SHAVE + |
| ldate | June 2009 + |
| manufacturer | TSMC + |
| market segment | Embedded + and Mobile + |
| microarchitecture | LEON3 + and SHAVE v2.0 + |
| model number | MA1110 + |
| name | Myriad 1 MA1110 + |
| process | 65 nm (0.065 μm, 6.5e-5 mm) + |
| series | 1 + |
| thread count | 9 + |
| word size | 32 bit (4 octets, 8 nibbles) + |