-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Rome - Cores - AMD
< amd
Edit Values | |
Rome | |
![]() | |
General Info | |
Designer | AMD |
Manufacturer | GlobalFoundries |
Introduction | May 16, 2017 (announced) |
Microarchitecture | |
ISA | x86-64 |
Microarchitecture | Zen 2 |
Word Size | 8 octets 64 bit16 nibbles |
Process | 7 nm 0.007 μm 7.0e-6 mm |
Technology | CMOS |
Succession | |
Rome is the codename for AMD's high-performance enterprise-level server multiprocessors based on the Zen 2 microarchitecture serving as a successor to Naples. Rome-based chips are set to be fabricated on GlobalFoundries' 7 nm process.
See also
|
Retrieved from "https://en.wikichip.org/w/index.php?title=amd/cores/rome&oldid=68872"
Facts about "Rome - Cores - AMD"
designer | AMD + |
first announced | May 16, 2017 + |
instance of | core + |
isa | x86-64 + |
manufacturer | GlobalFoundries + |
microarchitecture | Zen 2 + |
name | Rome + |
process | 7 nm (0.007 μm, 7.0e-6 mm) + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |