-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Skylake SP - Cores - Intel
< intel
Edit Values | |
Skylake SP | |
General Info | |
Designer | Intel |
Manufacturer | Intel |
Introduction | May 4, 2017 (announced) H2, 2017 (launched) |
Microarchitecture | |
ISA | x86-64 |
Microarchitecture | Skylake |
Word Size | 8 octets 64 bit16 nibbles |
Process | 14 nm 0.014 μm 1.4e-5 mm |
Technology | CMOS |
Clock | 2.0 GHz - 3.6 GHz |
Succession | |
Skylake SP (Skylake Scalable Performance) is the code name for Intel's series of server multiprocessors based on the Skylake microarchitecture as part of the Purley platform serving as a successor to both Broadwell EX and Broadwell EP. These chips support up to 8-way multiprocessing, up to 28 cores, and incorporate the AVX-512 x86 extension. Skylake SP-based chips are manufactured on a 14 nm process and utilize the Lewisburg chipset.
Facts about "Skylake SP - Cores - Intel"
chipset | Lewisburg + |
designer | Intel + |
first announced | May 4, 2017 + |
first launched | July 11, 2017 + |
instance of | core + |
isa | x86-64 + |
main image | + and + |
main image caption | Skylake SP, with HFI + |
manufacturer | Intel + |
microarchitecture | Skylake (server) + |
name | Skylake SP + |
package | FCLGA-3647 + |
platform | Purley + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
socket | Socket P + and LGA-3647 + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |