Edit Values
Xeon Silver 4209T
General Info
Designer	Intel
Manufacturer	Intel
Model Number	4209T
Part Number	CD8069503956900
S-Spec	SRFBQ
Market	Server
Introduction	April 2, 2019 (announced) April 2, 2019 (launched)
Release Price	$501.00 (tray)
Shop	Amazon
General Specs
Family	Xeon Silver
Series	4200
Locked	Yes
Frequency	2,200 MHz
Turbo Frequency	3,200 MHz (1 core)
Clock multiplier	22
Microarchitecture
ISA	x86-64 (x86)
Microarchitecture	Cascade Lake
Platform	Purley
Chipset	Lewisburg
Core Name	Cascade Lake SP
Core Family	6
Core Stepping	R1
Process	14 nm
Technology	CMOS
Word Size	64 bit
Cores	8
Threads	16
Multiprocessing
Max SMP	2-Way (Multiprocessor)
Electrical
TDP	70 W
Tcase	0 °C – 91 °C
Packaging
Package	FCLGA-3647 (FCLGA)
Dimension	76.16 mm × 56.6 mm
Pitch	0.8585 mm × 0.9906 mm
Contacts	3647
Socket	Socket P, LGA-3647

Xeon Silver 4209T is a 64-bit octa-core x86 mid-range performance server microprocessor introduced by Intel in early 2019. The Silver 4209T is based on the Cascade Lake microarchitecture and is manufactured on a 14 nm process. This chip supports dual-way multiprocessing, sports one AVX-512 FMA units as well as two UPI links. This microprocessor supports up 1 TiB of hexa-channel DDR4-2400 memory, operates at 2.2 GHz with a TDP of 70 W and features a turbo boost frequency of up to 3.2 GHz.

Cache

Main article: Cascade Lake § Cache

[Edit/Modify Cache Info]

Cache Organization Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes.

L1$ 512 KiB 524,288 B 0.5 MiB L1I$ 256 KiB 262,144 B 0.25 MiB 8x32 KiB 8-way set associative   L1D$ 256 KiB 262,144 B 0.25 MiB 8x32 KiB 8-way set associative write-back L2$ 8 MiB 8,192 KiB 8,388,608 B 0.00781 GiB     8x1 MiB 16-way set associative write-back L3$ 11 MiB 11,264 KiB 11,534,336 B 0.0107 GiB     8x1.375 MiB 11-way set associative write-back

Memory controller

[Edit/Modify Memory Info]

	Integrated Memory Controller
	Max Type DDR4-2400 Supports ECC Yes Max Mem 1 TiB Controllers 2 Channels 6 Max Bandwidth 107.3 GiB/s 109,875.2 MiB/s 115.212 GB/s 115,212.498 MB/s 0.105 TiB/s 0.115 TB/s Bandwidth Single 17.88 GiB/s Double 35.76 GiB/s Quad 71.53 GiB/s Hexa 107.3 GiB/s