From WikiChip
Xeon D-1637 - Intel
Edit Values | |
Xeon D-1637 | |
General Info | |
Designer | Intel |
Manufacturer | Intel |
Model Number | D-1637 |
Part Number | GG8068204237101 |
S-Spec | SRG0A |
Market | Server, Embedded |
Introduction | April 2, 2019 (announced) April 2, 2019 (launched) |
Release Price | $406 (tray) |
Shop | Amazon |
General Specs | |
Family | Xeon D |
Series | D-1600 |
Locked | Yes |
Frequency | 2,900 MHz |
Turbo Frequency | 3,200 MHz (1 core) |
Bus type | DMI 2.0 |
Clock multiplier | 29 |
Microarchitecture | |
ISA | x86-64 (x86) |
Microarchitecture | Broadwell |
Platform | Grangeville |
Core Name | Hewitt Lake |
Core Family | 6 |
Core Model | 6 |
Core Stepping | A1 |
Process | 14 nm |
Transistors | 3,200,000,000 |
Technology | CMOS |
Die | 246.24 mm² |
Word Size | 64 bit |
Cores | 6 |
Threads | 12 |
Max Memory | 128 GiB |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Electrical | |
TDP | 55 W |
Tjunction | – 105 °C |
Tcase | – 77 °C |
Packaging | |
Package | FCBGA-1667 (FCBGA) |
Dimension | 37.5 mm × 37.5 mm × 3.557 mm |
Pitch | 0.7 mm |
Contacts | 1667 |
Xeon D-1637 is a 64-bit hexa-core x86 microserver SoC introduced by Intel in early 2019. The D-1637 is based on the Broadwell microarchitecture and is fabricated on their 14 nm process. It operates at 2.9 GHz with a TDP of 55 W and a turbo frequency of 3.2 GHz. This processor supports up to 128 GiB of dual-channel DDR4-2400 memory.
Cache
- Main article: Broadwell § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
Graphics
This SoC has no integrated graphics processing unit.
Memory controller
Integrated Memory Controller
|
||||||||||||||
|
Expansions
Expansion Options |
||||||||||||||||||
|
Networking
Networking
|
||||
|
Features
[Edit/Modify Supported Features]
Facts about "Xeon D-1637 - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Xeon D-1637 - Intel#pcie + |
back image | + |
base frequency | 2,900 MHz (2.9 GHz, 2,900,000 kHz) + |
bus type | DMI 2.0 + |
clock multiplier | 29 + |
core count | 6 + |
core family | 6 + |
core model | 6 + |
core name | Hewitt Lake + |
core stepping | A1 + |
designer | Intel + |
die area | 246.24 mm² (0.382 in², 2.462 cm², 246,240,000 µm²) + |
family | Xeon D + |
first announced | April 2, 2019 + |
first launched | April 2, 2019 + |
full page name | intel/xeon d/d-1637 + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has ecc memory support | true + |
has extended page tables support | true + |
has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Trusted Execution Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables +, Transactional Synchronization Extensions +, Secure Key Technology + and OS Guard + |
has intel enhanced speedstep technology | true + |
has intel secure key technology | true + |
has intel supervisor mode execution protection | true + |
has intel trusted execution technology | true + |
has intel turbo boost technology 2 0 | true + |
has intel vt-d technology | true + |
has intel vt-x technology | true + |
has locked clock multiplier | true + |
has second level address translation support | true + |
has simultaneous multithreading | true + |
has transactional synchronization extensions | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
isa | x86-64 + |
isa family | x86 + |
l1$ size | 384 KiB (393,216 B, 0.375 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 192 KiB (196,608 B, 0.188 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 192 KiB (196,608 B, 0.188 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 1.5 MiB (1,536 KiB, 1,572,864 B, 0.00146 GiB) + |
l3$ description | 16-way set associative + |
l3$ size | 9 MiB (9,216 KiB, 9,437,184 B, 0.00879 GiB) + |
ldate | April 2, 2019 + |
main image | + |
manufacturer | Intel + |
market segment | Server + and Embedded + |
max case temperature | 350.15 K (77 °C, 170.6 °F, 630.27 °R) + |
max cpu count | 1 + |
max junction temperature | 378.15 K (105 °C, 221 °F, 680.67 °R) + |
max memory | 131,072 MiB (134,217,728 KiB, 137,438,953,472 B, 128 GiB, 0.125 TiB) + |
max memory bandwidth | 35.76 GiB/s (36,618.24 MiB/s, 38.397 GB/s, 38,397.008 MB/s, 0.0349 TiB/s, 0.0384 TB/s) + |
max memory channels | 2 + |
max sata ports | 6 + |
max usb ports | 4 + |
microarchitecture | Broadwell + |
model number | D-1637 + |
name | Xeon D-1637 + |
package | FCBGA-1667 + |
part number | GG8068204237101 + |
platform | Grangeville + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
release price | $ 406.00 (€ 365.40, £ 328.86, ¥ 41,951.98) + |
release price (tray) | $ 406.00 (€ 365.40, £ 328.86, ¥ 41,951.98) + |
s-spec | SRG0A + |
series | D-1600 + |
smp max ways | 1 + |
supported memory type | DDR4-2400 + |
tdp | 55 W (55,000 mW, 0.0738 hp, 0.055 kW) + |
technology | CMOS + |
thread count | 12 + |
transistor count | 3,200,000,000 + |
turbo frequency (1 core) | 3,200 MHz (3.2 GHz, 3,200,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |